IP Library Patent Application 12923681
Patent Application
App. No. 12/923,681

Semiconductor integrated circuit device

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/923,681
Filed
Oct 4, 2010
Art Unit
2816
USPC
327/544
Abstract

A semiconductor integrated circuit device for fast and low power operations, comprising a plurality of circuit blocks of a chip, each of which has a plurality of states with different power consumption values. A power management circuit determines the state of each of the circuit blocks so as not to exceed a maximum power consumption value of the semiconductor integrated circuit device by considering the power consumption of each circuit block and by each state transition in each circuit block. The maximum power consumption value may be preset or adjustable after fabrication.

Claims (7)

1 . A semiconductor integrated circuit device comprising:

a plurality of first circuit blocks, each of the plurality of first circuit blocks having-operating states which include at least a first state and a second state and

a power management block including a memory which stores a maximum chip power value that is referred when the operating state for each of the plurality of first circuit blocks is determined,

wherein each of the plurality of first circuit blocks in the first state is activated by higher operational frequency than each of the plurality of the first circuit blocks in the second state,

wherein each of the plurality of first circuit blocks in the first state is activated by larger power consumption than each of the plurality of the first circuit blocks in the second state,

wherein a sum of power consumptions of the plurality of the first circuit block is lower than the maximum chip power value if all of the plurality of first circuit blocks are in the first state and higher than the maximum chip power value if all of the plurality of first circuit blocks are in the second state, and

wherein the power management permits an operating mode that at least one of the plurality of the first circuit blocks operates in the second state.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 4, 2010
From: HITACHI, LTD.
To: RENESAS TECHNOLOGY CORPORATION
Reel/Frame 025144/0400 →
MERGER Recorded Oct 4, 2010
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025144/0458 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 4, 2010
From: MIZUNO, HIROYUKI
To: HITACHI, LTD.
Reel/Frame 025148/0301 →