IP Library Granted Patent US 8,304,858
Granted Patent B2
US 8,304,858 · App. 13/064,430 · Granted Nov 6, 2012

Lateral insulated gate bipolar transistor having a retrograde doping profile in base region and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,304,858
App. No.
13/064,430
Granted
Nov 6, 2012
Kind
B2
Abstract

In a semiconductor device of the present invention, a first base region 16 is extended to a part under a gate electrode 7 while having a vertical concentration profile of an impurity that increases from the surface of a semiconductor layer 3 and becomes maximum under an emitter region 5 , and the length in the lateral direction from a point where the impurity concentration becomes maximum located under an end of the gate electrode 7 to the boundary with a second base region 15 is not smaller than the length in the vertical direction from the point where the impurity concentration becomes maximum to the boundary with the second base region 15.

Claims (18)

1. A semiconductor device comprising:

a supporting substrate;

a semiconductor layer of a first conductivity type above a main surface of said supporting substrate;

a first base region of a second conductivity type in a surface of said semiconductor layer;

a buffer region of the first conductivity type spaced apart from said first base region in a lateral direction;

an emitter region of the first conductivity type in a surface of said first base region;

a collector region of the second conductivity type in a surface of said buffer region;

a base contact diffusion region of the second conductivity type in the surface of said first base region;

a gate insulating film on said semiconductor layer; and

a gate electrode on said gate insulating film;

wherein said first base region under said emitter region and at an end of said gate electrode has a point where an impurity concentration of the second conductivity type becomes maximum, and a length in a lateral direction from said point to an end of said first base region is not smaller than a length in the vertical direction from said point to an underside portion of said base region.

2. The semiconductor device according to claim 1 , wherein said emitter region is spaced apart from said collector region and paralell to said collector region.

3. The semiconductor device according to claim 1 , further comprising:

a second base region of the second conductivity type under said first base region and having a concentration lower than the surface concentration of said first base region.

4. The semiconductor device according to claim 1 , further comprising:

an emitter electrode connected to said emitter region and said base contact diffusion region; and

a collector electrode connected to said collector region.

5. The semiconductor device according to claim 1 , wherein said semiconductor layer is on an insulating film which is on said suporting substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2015
From: PANASONIC CORPORATION
To: PANNOVA SEMIC, LLC
Reel/Frame 036065/0273 →