IP Library Granted Patent US 8,443,251
Granted Patent B1
US 8,443,251 · App. 13/326,363 · Granted May 14, 2013

Systems and methods for out of order processing in a data retry

Inventors: Fan Zhang (Milpitas, CA); Yang Han (Sunnyvale, CA); Shaohua Yang (San Jose, CA)
Assignee: LSI Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,443,251
App. No.
13/326,363
Granted
May 14, 2013
Kind
B1
Abstract

Various embodiments of the present invention provide systems and methods for data processing that includes selectively reporting results out of order or in order.

Claims (44)

1. A data processing system, the system comprising:

a data decoder circuit operable to:

apply a data decode algorithm to a first decoder input to yield a first decode output;

apply the data decode algorithm to a second decoder input to yield a second decode output, wherein the second decode output is available before the first decode output;

wherein the first decoder input corresponds to a first output, and the second decoder input corresponds to a second output, wherein the first output and the second output are part of an ordered data set, and wherein the first output precedes the second output in the ordered data set;

a data output circuit operable to report the first output derived from the first decode output and the second output derived from the second decode output to a data requesting circuit, wherein the order of reporting the first output and the second output to the requesting circuit is based at least in part on a retry condition being met.

2. The data processing system of claim 1 , wherein the data output circuit is operable to report the second output prior to the first output when the retry condition is met and the first decode output is not yet available.

3. The data processing system of claim 1 , wherein the data output circuit is operable to report the first output prior to the second output when the retry condition is met and the first decode output is available.

4. The data processing system of claim 1 , wherein the data output circuit is operable to report the first output prior to the second output when the retry condition is not met.

5. The data processing system of claim 1 , wherein the retry condition is met when a timeout condition occurs.

6. The data processing system of claim 1 , wherein when the retry condition is met, a retry processing algorithm is applied to a failed codeword.

7. The data processing system of claim 1 , wherein the data processing system is implemented as part of a data storage device.

8. The data processing system of claim 1 , wherein the data processing system is implemented as an integrated circuit.

9. The data processing system of claim 1 , wherein the data decode algorithm is a low density parity check algorithm.

10. A data processing system, the system comprising:

a data requesting circuit operable to request an ordered data set, wherein the ordered data set includes: a first output corresponding to a first detector input, and a second output corresponding to a second detector input, and wherein the first output precedes the second output in the ordered data set;

a data detector circuit operable to:

apply a data detection algorithm to the first detector input to yield a first detected output;

apply the data detection algorithm to the second detector input to yield a second detected output;

a data decoder circuit operable to:

apply a data decode algorithm to a first decoder input derived from the first detected output to yield a first decode output;

apply the data decode algorithm to a second decoder input derived from the second detected output to yield a second decode output, wherein the second decode output is available before the first decode output;

a data output circuit operable to selectively report the first output derived from the first decode output and the second output derived from the second decode output out of order based at least in part on a retry condition being met.

11. The data processing system of claim 10 , wherein the retry condition is met when a timeout condition occurs in relation to a failed codeword.

12. The data processing system of claim 11 , wherein when the retry condition is met, a retry processing algorithm is applied to the failed codeword.

13. The data processing system of claim 10 , wherein the data processing system is implemented as part of a data storage device.

14. The data processing system of claim 10 , wherein the data processing system is implemented as an integrated circuit.

15. The data processing system of claim 10 , wherein the data decode algorithm is a low density parity check algorithm, and wherein the data detection algorithm is selected from a group consisting of: a maximum a posteriori data detection algorithm, and a Viterbi data detection algorithm.

16. The data processing system of claim 10 , wherein the data output circuit is operable to report the second output prior to the first output when the retry condition is met and the first decode output is not yet available; wherein the data output circuit is operable to report the first output prior to the second output when the retry condition is met and the first decode output is available; and wherein the data output circuit is operable to report the first output prior to the second output when the retry condition is not met.

17. A method for data processing in a storage device, the method comprising:

receiving a request for an ordered data set, wherein the ordered data set includes:

a first output corresponding to a first decoder input, and

a second output corresponding to a second decoder input, wherein the first output precedes the second output in the ordered data set;

accessing a storage medium to obtain the ordered data set;

applying a data decode algorithm to the first decoder input to yield a first decode output;

applying the data decode algorithm to the second decoder input to yield a second decode output, wherein the second decode output is available before the first decode output;

determining a retry status of a data processing circuit by applying the data decode algorithm; and

selectively reporting the first output derived from the first decode output and the second output derived from the second decode output, wherein the reporting is selected as out of order based at least in part on the retry status indicating a retry is selected, and wherein the reporting is selected as in order based at least in part on the retry status indicating a retry is not selected.

18. The method of claim 17 , wherein the data decode algorithm is a low density parity check algorithm.

19. The method of claim 17 , wherein the method further comprises:

applying a retry algorithm to a failed codeword when the retry status indicates a retry is selected.

20. The method of claim 17 , wherein the method further comprises:

applying a data detection algorithm to a first detector input corresponding to the first output to yield a first detected output, wherein the first decoder input is derived from the first detector input; and

applying the data detection algorithm to a second detector input corresponding to the second output to yield a second detected output, wherein the second decoder input is derived from the second detector input.

Assignments (10)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2011
From: ZHANG, FAN; HAN, YANG; YANG, SHAOHUA
To: LSI CORPORATION
Reel/Frame 027392/0123 →