IP Library Granted Patent US 8,563,382
Granted Patent B2
US 8,563,382 · App. 13/413,654 · Granted Oct 22, 2013

Semiconductor device

Inventor: Masatoshi Nishikawa (Yokohama, JP)
Assignee: Fujitsu Semiconductor Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,563,382
App. No.
13/413,654
Granted
Oct 22, 2013
Kind
B2
Abstract

A semiconductor device includes, a gate insulating film, a gate electrode, a source/drain region, and a Si mixed crystal layer in the source/drain region. The Si mixed crystal layer includes a first Si mixed crystal layer that includes impurities with a first concentration, a second Si mixed crystal layer formed over the first Si mixed crystal layer and that includes the impurities with a second concentration higher than the first concentration, and a third Si mixed crystal layer formed over the second Si mixed crystal layer and that includes the impurities with a third concentration lower than the second concentration.

Claims (15)

1. A semiconductor device manufacturing method comprising:

forming a gate insulating film over a first conductive type silicon substrate;

forming a gate electrode over the gate insulating film;

forming a first sidewall spacer at a sidewall of the gate electrode;

implanting a first impurity with a second conductive type to the silicon substrate by using the first sidewall spacer as a mask;

forming a second sidewall spacer at the first sidewall spacer;

implanting a third impurity with the second conductive type to the silicon substrate by using the second sidewall spacer as a mask to form a second diffusion region over the silicon substrate;

forming a trench portion in the silicon substrate by etching the silicon substrate by using the sidewall spacer as a mask;

forming a first Si mixed crystal layer that includes a second impurity with a first concentration in the trench portion;

forming a second Si mixed crystal layer that includes the second impurity with a second concentration higher than the first concentration over the first Si mixed crystal layer; and

forming a third Si mixed crystal layer that includes the second impurity with a third concentration lower than the second concentration over the second Si mixed crystal layer.

2. The semiconductor device manufacturing method according to claim 1 , wherein the forming the second diffusion region over the silicon substrate being after forming the second sidewall spacer and prior to forming the trench portion.

3. The semiconductor device manufacturing method according to claim 1 further comprising: forming a silicide layer over the third Si mixed crystal layer.

4. The semiconductor device manufacturing method according to claim 1 , wherein the first conductive type is an n-type, the second conductive type is a p-type, and the Si mixed crystal layer is a p-type SiGe layer.

5. The semiconductor device manufacturing method according to claim 1 , wherein the first conductive type is a p-type, the second conductive type is an n-type, and the Si mixed crystal layer is one of an n-type SiC layer and an n-type SiGeC layer.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2025
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 073964/0516 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2024
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 069454/0333 →
MERGER Recorded May 24, 2023
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU LIMITED
Reel/Frame 064221/0545 →
CHANGE OF NAME AND CHANGE OF ADDRESS Recorded Jul 16, 2020
From: AIZU FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053481/0962 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2020
From: FUJITSU SEMICONDUCTOR LIMITED
To: AIZU FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053209/0468 →
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →
Priority Claims (1)
JP 2009-209738 · Sep 10, 2009 · national
Continuity (2)
Division 12878364 · Sep 9, 2010
Related Publication 20120164806A1 · Jun 28, 2012