IP Library Granted Patent US 8,767,833
Granted Patent B2
US 8,767,833 · App. 13/551,905 · Granted Jul 1, 2014

Motion compensating apparatus

Inventor: Masayasu Iguchi (Hyogo, JP)
Assignee: Panasonic Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,767,833
App. No.
13/551,905
Granted
Jul 1, 2014
Kind
B2
Abstract

Provided is a motion compensating apparatus that includes: a motion compensation position determining unit that determines, based on a motion vector, a position of pixels for which compensated pixels should be generated; a necessary pixel determining unit that determines pixels necessary for performing 6-tap filtering; a data transfer controlling unit that controls the order or the like of taking out data to be transferred; an intermediate pixel storage memory for storing pixel data with half-pixel accuracy; a high-order tap filtering unit that generates pixel data with half-pixel accuracy by successively performing filtering operations in a predetermined direction; and a linear interpolation calculating unit that performs linear interpolation based on the position of pixels to be motion compensated, and generates and outputs pixel data with motion compensation accuracy of less than half-pixel accuracy.

Claims (15)

1. A motion compensating apparatus that performs motion-compensated prediction with fractional-pixel accuracy between pictures that constitute a moving picture, said motion compensating apparatus comprising:

a high-order tap filtering circuit configured to generate pieces of pixel data with half-pixel accuracy used for motion-compensated prediction, by successively performing filtering operations in a predetermined direction on pieces of reference pixel data, the pieces of reference pixel data being included in each block to be processed, and each of the pieces of reference pixel data including integer pixels;

an intermediate output pixel memory configured to store the pieces of pixel data with half-pixel accuracy generated by said high-order tap filtering circuit;

a necessary pixel determining circuit configured to determine, as a necessary pixel area, a pixel area necessary for processing performed by said high-order tap filtering circuit, based on a position of a pixel to be motion compensated; and

a data transfer controlling circuit configured to control transfer of the pieces of reference pixel data,

wherein said data transfer controlling circuit is configured to transfer, to said high-order tap filtering circuit, only ones of the pieces of reference pixel data included in the necessary pixel area determined by said necessary pixel determining circuit,

wherein said high-order tap filtering circuit is configured to generate the pieces of pixel data with half-pixel accuracy from the pieces of reference pixel data transferred by said data transfer controlling circuit,

wherein said necessary pixel determining circuit is configured to determine whether the position of the pixel to be motion compensated is (i) a position with integer accuracy, or (ii) a position with fractional accuracy,

wherein, when said necessary pixel determining circuit determines that the position of the pixel to be motion compensated is the position with integer accuracy, said necessary pixel determining circuit determines, as the necessary pixel area, a first area including only integer pixels within a current block to be processed,

wherein, when said necessary pixel determining circuit determines that the position of the pixel to be motion compensated is the position with fractional accuracy, said necessary pixel determining circuit determines, as the necessary pixel area, both an area including integer pixels within the current block to be processed and a second area including integer pixels outside of and surrounding the current block to be processed, the second area being larger than the first area, and

wherein the current block to be processed is made up of horizontal M pixels×vertical N pixels, where M and N are positive integers, and

wherein said data transfer controlling circuit is configured to:

compare the horizontal M pixels and the vertical N pixels;

transfer the pieces of reference pixel data used for the current block to be processed to said high-order tap filtering circuit in the vertical direction, and then transfer ones of the pieces of reference pixel data used for the current block to be processed to said high-order tap filtering circuit in the horizontal direction, in the case where N is smaller than M; and

transfer the pieces of reference pixel data used for the current block to be processed to said high-order tap filtering circuit in the horizontal direction, and then transfer ones of the pieces of the reference pixel data used for the current block to be processed to said high-order tap filtering circuit in the vertical direction, in the case where M is smaller than N.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2018
From: PANASONIC CORPORATION
To: SOVEREIGN PEAK VENTURES, LLC
Reel/Frame 047914/0675 →
Priority Claims (1)
JP 2004-125951 · Apr 21, 2004 · national
Continuity (2)
Division 11547143
Related Publication 20120281765A1 · Nov 8, 2012