IP Library Granted Patent US 8,975,955
Granted Patent B2
US 8,975,955 · App. 13/710,605 · Granted Mar 10, 2015

Analysis of Doherty amplifiers

Inventors: Igor Acimovic (Gatineau, CA); Brian Racey (Ottawa, CA)
Assignee: Alcatel Lucent
G01R27/02G06F17/5072H03F3/04H03F3/191H03F3/211
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,975,955
App. No.
13/710,605
Granted
Mar 10, 2015
Kind
B2
Abstract

An analysis technique for (Doherty) amplifiers having a main amplifier branch and at least one peak amplifier branch. For a given input power level and assumed amplifier impedance levels, an output power level and phase response are obtained for each active device using appropriate load-pull data based on the impedance levels. The performance of the amplifier is analyzed based on the impedance levels, output power levels, and phase responses to generate updated impedance levels. The analysis is repeated until the updated impedance levels converge on steady state values. The analysis can be repeated for different input power levels. Main and peak output matching networks for the amplifier can be designed by iteratively adjusting impedance levels for the networks using appropriate load-pull contours. For the design and analysis phases, the load-pull contours include Class-AB data for the main amplifier device and Class-C data for the peak amplifier device.

Claims (53)

1. A method for analyzing an amplifier having a main amplifier branch and at least one peak amplifier branch, each branch having an active device, the technique comprising:

(a) specifying an input power level and impedance levels for the amplifier;

(b) obtaining output power level and phase response of each active device using load-pull data based on the input power level and the impedance levels;

(c) analyzing performance of the amplifier based on the impedance levels, the output power levels, and the phase responses;

(d) determining new values for the impedance levels based on the output voltage levels of the active devices; and

(e) repeating steps (b) and (c) based on the new impedance level values.

2. The method of claim 1 , wherein the amplifier is a Doherty amplifier.

3. The method of claim 1 , wherein step (c) comprises determining an output voltage level for each active device.

4. The method of claim 1 , wherein steps (d) and (e) are repeated until the new impedance level values are substantially equal to corresponding previous impedance level values.

5. The method of claim 1 , wherein steps (a)-(c) are repeated for one or more additional input power levels.

6. The method of claim 1 , wherein the load-pull data comprises:

load-pull data for the active devices in the main and peak branches for a high-power operating mode of the amplifier; and

load-pull data for only the active device in the main branch for a high-efficiency operating mode of the amplifier.

7. The method of claim 1 , wherein the load-pull data comprises:

Class-AB amplifier load-pull data for the active device in the main branch; and

Class-C amplifier load-pull data for the active device in each peak branch.

8. The method of claim 1 , wherein the amplifier is a Doherty amplifier.

9. The method of claim 1 , wherein:

step (c) comprises determining an output voltage level for each active device;

steps (d) and (e) are repeated until the new impedance level values are substantially equal to corresponding previous impedance level values;

steps (a)-(c) are repeated for one or more additional input power levels; and

the load-pull data comprises:

Class-AB amplifier load-pull data for the active device in the main branch for a high-power operating mode of the amplifier;

Class-C amplifier load-pull data for the active device in the peak branch for the high-power operating mode of the amplifier; and

Class-AB amplifier load-pull data for only the active device in the main branch for a high-efficiency operating mode of the amplifier.

10. The method of claim 1 , wherein the amplifier is designed based on the load-pull data for the active devices.

11. The method of claim 10 , wherein the amplifier is designed by:

(1) obtaining impedance levels for the amplifier from the load-pull data for the active devices;

(2) determining a combiner impedance modulation ratio (e.g., Ncomb) for the amplifier;

(3) determining a main device impedance modulation ratio (e.g., NLP) for the amplifier based on the impedance levels;

(4) determining whether the combiner impedance modulation ratio and the main device impedance modulation ratio satisfy a specified condition; and

(5) repeating steps (2)-(4) using adjusted impedance levels until the combiner impedance modulation ratio and the main device impedance modulation ratio satisfy the specified condition to determine final impedance levels for the amplifier.

12. The method of claim 11 , wherein the specified condition is the combiner impedance modulation ratio being substantially equal to the main device impedance modulation ratio.

13. The method of claim 11 , further comprising:

(6) completing the design of the amplifier based on the final impedance levels.

14. The method of claim 13 , wherein step (6) comprises determining S matrices for (i) a main output matching network in the main branch and (ii) a peak output matching network in the peak branch.

15. A method for designing an amplifier having a main amplifier branch and at least one peak amplifier branch, each branch having an active device, the technique comprising:

(1) obtaining impedance levels for the amplifier from the load-pull data for the active devices;

(2) determining a combiner impedance modulation ratio (e.g., Ncomb) for the amplifier;

(3) determining a main device impedance modulation ratio (e.g., NLP) for the amplifier based on the impedance levels;

(4) determining whether the combiner impedance modulation ratio and the main device impedance modulation ratio satisfy a specified condition; and

(5) repeating steps (2)-(4) using adjusted impedance levels until the combiner impedance modulation ratio and the main device impedance modulation ratio satisfy the specified condition to determine final impedance levels for the amplifier.

16. The method of claim 15 , wherein the specified condition is the combiner impedance modulation ratio being substantially equal to the main device impedance modulation ratio.

17. The method of claim 15 , further comprising:

(6) completing the design of the amplifier based on the final impedance levels.

18. The method of claim 17 , wherein step (6) comprises determining S matrices for (i) a main output matching network in the main branch and (ii) a peak output matching network in the peak branch.

19. The amplifier designed using the method of claim 15 .

20. A method for analyzing an amplifier having a main amplifier branch and at least one peak amplifier branch, each branch having an active device, the technique comprising:

(a) specifying an input power level and impedance levels for the amplifier;

(b) obtaining output power level and phase response of each active device using load-pull data based on the input power level and the impedance levels, wherein the load-pull data comprises:

load-pull data for the active devices in the main and peak branches for a high-power operating mode of the amplifier; and

load-pull data for only the active device in the main branch for a high-efficiency operating mode of the amplifier; and

(c) analyzing performance of the amplifier based on the impedance levels, the output power levels, and the phase responses.

Assignments (8)
SECURITY INTEREST Recorded Jun 1, 2021
From: WSOU INVESTMENTS, LLC
To: OT WSOU TERRIER HOLDINGS, LLC
Reel/Frame 056990/0081 →
RELEASE OF SECURITY INTEREST Recorded May 21, 2019
From: OCO OPPORTUNITIES MASTER FUND, L.P. (F/K/A OMEGA CREDIT OPPORTUNITIES MASTER FUND LP
To: WSOU INVESTMENTS, LLC
Reel/Frame 049246/0405 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2017
From: ALCATEL LUCENT
To: WSOU INVESTMENTS, LLC
Reel/Frame 044000/0053 →
SECURITY INTEREST Recorded Sep 21, 2017
From: WSOU INVESTMENTS, LLC
To: OMEGA CREDIT OPPORTUNITIES MASTER FUND, LP
Reel/Frame 043966/0574 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2014
From: CREDIT SUISSE AG
To: ALCATEL-LUCENT USA INC.
Reel/Frame 033949/0016 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2014
From: ALCATEL-LUCENT CANADA INC.
To: ALCATEL LUCENT
Reel/Frame 032034/0696 →
SECURITY INTEREST Recorded Mar 7, 2013
From: ALCATEL-LUCENT USA INC.
To: CREDIT SUISSE AG
Reel/Frame 030510/0627 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 1, 2013
From: ACIMOVIC, IGOR; RACEY, BRIAN
To: ALCATEL-LUCENT CANADA INC.
Reel/Frame 029902/0421 →
Continuity (1)
Related Publication 20140159808A1 · Jun 12, 2014