IP Library Granted Patent US 8,842,740
Granted Patent B2
US 8,842,740 · App. 13/915,753 · Granted Sep 23, 2014

Method and system for fast channel change

Inventor: Wade Wan (Orange, CA)
Assignee: Broadcom Corporation
H04N5/04H04N5/50H04N21/4384H04N21/44004
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,842,740
App. No.
13/915,753
Granted
Sep 23, 2014
Kind
B2
Abstract

Aspects of fast channel change of programs are presented. Initial pictures of a program may be decoded earlier and displayed longer than what is indicated by corresponding clock references. Additional pictures of the program may be decoded and displayed at time indicated by the clock references. Within the time period of the initial pictures, decoding timing advances of initial pictures may be reduced and corresponding picture displaying rates may converge to an intended constant frame rate used for additional pictures displaying. Pictures may be decoded and displayed when the corresponding data are available in a coded data buffer (CDB) and a decoded picture buffer (DPB), respectively. Depending on the implementation, the respective previous picture may be displayed when a decoded picture is available in the DPB.

Claims (23)

1. A method of processing a signal, the method comprising;

displaying initial decoded pictures of a program at an earlier time earlier than an intended time that is indicated by respective presentation time stamps of said initial decoded pictures and for a duration longer than an intended duration of displaying the initial decoded pictures; and

displaying additional decoded pictures of said program at a time indicated by respective presentation time stamps of said additional decoded pictures and for an intended duration of displaying the additional decoded pictures.

2. The method according to claim 1 , comprising reducing said earlier time between successive one or more of said initial decoded pictures.

3. The method according to claim 1 , comprising extending a display duration for said initial decoded pictures so that said extended display duration converges to said intended duration of displaying the additional decoded pictures.

4. The method according to claim 1 , comprising reducing said earlier time between successive one or more of said initial decoded pictures such that said earlier time converges to said intended time indicated by said respective presentation time stamps.

5. The method according to claim 1 , comprising removing said initial decoded pictures from a decoded data buffer for displaying at said earlier time and removing said additional decoded pictures from said decoded data buffer for displaying at said intended time.

6. The method according to claim 5 , comprising displaying one or more of said initial decoded pictures or one or more of said additional decoded pictures after said one or more of said initial decoded pictures or one or more of said additional decoded pictures is available in said decoded data buffer.

7. The method according to claim 5 , comprising displaying one or more previous pictures corresponding to said initial decoded pictures or one or more of said additional decoded pictures after said one or more of said initial decoded pictures or one or more of said additional decoded pictures is available in said decoded data buffer.

8. A system of processing a signal, the system comprising:

one or more processors operable to display initial decoded pictures of a program at an earlier time earlier than an intended time that is indicated by respective presentation time stamps of said initial decoded pictures;

said one or more processors are operable to display additional decoded pictures of said program at a time indicated by respective presentation time stamps of said additional decoded pictures and for an intended duration; and

said one or more processors are operable to reduce said earlier time between successive one or more of said initial decoded pictures such that said earlier time converges to said intended time indicated by said respective presentation time stamps.

9. The system according to claim 8 , wherein said one or more processors are operable to extend a display duration for said initial decoded pictures so that said extended display duration converges to said intended duration.

10. The system according to claim 8 , wherein said one or more processors are operable to remove said initial decoded pictures from a decoded data buffer for displaying at said earlier time and removing said additional decoded pictures from said decoded data buffer for displaying at said intended time.

11. The system according to claim 10 , wherein said one or more processors are operable to display one or more of said initial decoded pictures or one or more of said additional decoded pictures after said decoded picture is available in said decoded data buffer.

12. The system according to claim 10 , wherein said one or more processors are operable to display one or more previous pictures corresponding to said initial decoded pictures or one or more of said additional decoded pictures after said one or more of said initial decoded pictures or one or more of said additional decoded pictures is available in said decoded data buffer.

13. A non-transitory machine readable storage having stored thereon a program that, when executed by a processing circuitry, causes the processing circuitry to:

display an initial decoded picture of a program at a display time earlier than a presentation time indicated by a presentation time stamp of the initial decoded picture and for a duration longer than an intended duration of displaying the initial decoded picture; and

display an additional decoded picture of the program at a presentation time indicated by a presentation time stamp of the additional decoded picture.

14. The non-transitory machine-readable storage of claim 13 , wherein the program causes the processing circuitry to display a series of initial decoded pictures of the program before displaying the additional decoded picture, the series of initial decoded pictures including the initial decoded picture, each of the series of initial decoded pictures displayed at a display time earlier than a corresponding presentation time indicated by a presentation time stamp of the each of the series of initial decoded pictures.

15. The non-transitory machine-readable storage of claim 14 , wherein a difference between the display times of the series of initial decoded pictures and the corresponding presentation times indicated by the presentation time stamps of the series of initial decoded pictures decreases as the series of initial decoded pictures are displayed.

16. The non-transitory machine-readable storage of claim 14 , wherein the display times of the series of initial decoded pictures converges to the corresponding presentation times indicated by the presentation time stamps of each of the series of initial decoded pictures.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 9, 2013
From: WAN, WADE
To: BROADCOM CORPORATION
Reel/Frame 030975/0084 →
Continuity (2)
Division 12105127 · Apr 17, 2008
Related Publication 20130272432A1 · Oct 17, 2013