IP Library Granted Patent US 8,692,331
Granted Patent B2
US 8,692,331 · App. 13/934,759 · Granted Apr 8, 2014

Semiconductor device and manufacturing method of the same

Inventor: Masaki Okuno (Kawasaki, JP)
Assignee: Fujitsu Semiconductor Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,692,331
App. No.
13/934,759
Granted
Apr 8, 2014
Kind
B2
Abstract

A semiconductor device includes a gate electrode formed over a semiconductor substrate, and a sidewall spacer formed on a sidewall of the gate electrode. The sidewall spacer formed along the sidewall parallel to a gate length direction of the gate electrode has a first thickness, and the sidewall spacer formed along the sidewall parallel to a gate width direction of the gate electrode has a second thickness that is greater than the first thickness.

Claims (8)

1. A semiconductor device comprising:

a gate electrode formed over a semiconductor substrate; and

a sidewall spacer formed on a sidewall of the gate electrode;

wherein the sidewall spacer formed along the sidewall parallel to a gate length direction of the gate electrode has a first thickness, and the sidewall spacer formed along the sidewall parallel to a gate width direction of the gate electrode has a second thickness which is greater than the first thickness.

2. The semiconductor device as claimed in claim 1 , wherein the sidewall spacer includes a first film formed along the sidewall parallel to the gate width direction, and the sidewall spacer includes a second film formed on the first film and on the sidewall parallel to the gate length direction.

3. The semiconductor device as claimed in claim 2 , wherein the second film is in contact with the sidewall parallel to the gate length direction.

4. The semiconductor device as claimed in claim 1 , wherein the sidewall parallel to the gate length direction is located over an element separating region.

5. The semiconductor device as claimed in claim 1 , further comprising a silicide on the gate electrode.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2025
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 073964/0516 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2024
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 069454/0333 →
MERGER Recorded May 24, 2023
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU LIMITED
Reel/Frame 064221/0545 →
CHANGE OF NAME AND CHANGE OF ADDRESS Recorded Jul 16, 2020
From: AIZU FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053481/0962 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2020
From: FUJITSU SEMICONDUCTOR LIMITED
To: AIZU FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053209/0468 →
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →
Continuity (4)
Continuation 13287770 · Nov 2, 2011
Division 12543794 · Aug 19, 2009
Continuation PCTJP2007055351 · Mar 16, 2007
Related Publication 20130292749A1 · Nov 7, 2013