IP Library Granted Patent US 9,330,767
Granted Patent B1
US 9,330,767 · App. 14/017,112 · Granted May 3, 2016

Flash memory module and method for programming a page of flash memory cells

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,330,767
App. No.
14/017,112
Granted
May 3, 2016
Kind
B1
Abstract

A flash memory module and a method for programming a page of flash memory cells, the method includes: receiving a cycle count indication indicative of a number of program cycles of the page of memory cells; setting a value of a programming parameter of a programming operation based on the cycle count indication; and programming at least one flash memory cell of the page of flash memory cells by performing the programming operation.

Claims (22)

1. A method for programming a page of flash memory cells, the method comprises: receiving a program and erase cycle count indication indicative of a number of program and erase cycles of the page of memory cells; setting a value of a programming parameter of a programming operation based on the program and erase cycle count indication and on a type of the page; wherein the type of the page comprises a least bit significant page and a most significant page; wherein the setting of the value of the programming parameter of the programming operation is further based upon a non-uniformity of an actual distribution of threshold voltages of the page of flash memory cell; and programming a flash memory cell of the page of flash memory cells by performing the programming operation.

2. The method according to claim 1 , wherein the programming parameter is a value of a first programming pulse out of a sequence of programming pulses that are supplied to the flash memory cell during the programming operation of the flash memory cell.

3. The method according to claim 1 , wherein the programming parameter is a target threshold voltage level of the flash memory cell at the end of the programming operation, the target threshold voltage represents a target logic value.

4. The method according to claim 3 , wherein the setting comprises increasing a target threshold voltage level as a result of an increase in the number of program cycles.

5. The method according to claim 1 , comprising generating the program and erase cycle count indication.

6. The method according to claim 1 , wherein the programming parameter is a highest target voltage level of the flash memory cell.

7. The method according to claim 1 comprising setting different programming parameters to the different types of pages.

8. The method according to claim 7 wherein the different programming parameters are different sizes of a programming step, wherein programming step is a difference between values of consecutive pulses of a sequence of programming pulses that are supplied to the flash memory cell during the programming operation of the flash memory cell.

9. The method according to claim 1 wherein the programming parameters differ from an address of the flash memory cell.

10. The method according to claim 1 wherein the programming parameter is a size of a threshold voltage window that comprises multiple target voltage levels of a flash memory cell, the multiple target voltage levels represent multiple target logic values.

11. The method according to claim 1 wherein the setting of the value of the programming parameter of the programming operation is triggered in response to an non-uniformity of an actual distribution of threshold voltages of the page of flash memory cells.

12. The method according to claim 1 wherein the setting of the value of the programming parameter of the programming operation is further based upon an unevenness of distribution of errors between different target read threshold voltage levels of the flash memory cells of the page.

13. The method according to claim 1 wherein the setting of the value of the programming parameter of the programming operation is triggered in response to an unevenness of distribution of errors between different target read threshold voltage levels of the flash memory cells of the page.

14. A flash memory module; comprising: a flash memory unit that comprises at least one page of flash memory cells; and a controller, for receiving a program and erase cycle count indication indicative of a number of program and erase cycles of the page of memory cells, for setting a value of a programming parameter of a programming operation based on the program and erase cycle count indication and on a type of the page; wherein the type of the page comprises a least bit significant page and a most significant page; wherein the setting of the value of the programming parameter of the programming operation is further based upon a non-uniformity of an actual distribution of threshold voltages of the page of flash memory cell; and for programming a flash memory cell of the page of flash memory cells by performing the programming operation.

15. The flash memory module according to claim 14 , wherein the programming parameter is a value of a first programming pulse voltage out of a sequence of programming pulses that are supplied to the flash memory cell during the programming operation of the flash memory cell.

16. The flash memory module according to claim 14 , wherein the programming parameter is a target threshold voltage level of the flash memory cell at the end of the programming operation, the target threshold voltage represents a target logic value.

17. The flash memory module according to claim 14 , wherein the controller is configured to generate the program and erase cycle count indication.

18. The flash memory module according to claim 14 , wherein the programming parameter is a highest target voltage level of the flash memory cell.

19. The flash memory module according to claim 14 wherein the controller is arranged to set different programming parameters to the different types of pages.

20. The flash memory module according to claim 19 wherein the different programming parameters are different sizes of a programming step, wherein programming step is a difference between values of consecutive pulses of a sequence of programming pulses that are supplied to the flash memory cell during the programming operation of the flash memory cell.

21. The flash memory module according to claim 14 wherein the programming parameters differ from an address of the flash memory cell.

22. The flash memory module according to claim 14 wherein the programming parameter is a size of a threshold voltage window that comprises multiple target voltage levels of a flash memory cell, the multiple target voltage levels represent multiple target logic values.

Assignments (9)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048883/0702 →
MERGER Recorded Oct 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047422/0464 →
RELEASE OF SECURITY INTEREST Recorded Jan 11, 2017
From: KREOS CAPITAL IV (EXPERT FUND) LIMITED
To: DENSBITS TECHNOLOGIES LTD.
Reel/Frame 041339/0921 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 27, 2016
From: DENSBITS TECHNOLOGIES LTD.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 037622/0224 →
SECURITY INTEREST Recorded Mar 18, 2015
From: DENSBITS TECHNOLOGIES LTD.
To: KREOS CAPITAL IV (EXPERT FUND) LIMITED
Reel/Frame 035222/0547 →
SECURITY INTEREST Recorded Jul 30, 2014
From: DENSBITS TECHNOLOGIES LTD.
To: KREOS CAPITAL IV (EXPERT FUND) LIMITED
Reel/Frame 033444/0628 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2013
From: STEINER, AVI; WEINGARTEN, HANAN
To: DENSBITS TECHNOLOGIES LTD.
Reel/Frame 031754/0186 →