IP Library Granted Patent US 9,703,161
Granted Patent B2
US 9,703,161 · App. 14/168,667 · Granted Jul 11, 2017

Display device

Inventors: Ikuko Mori (Tokyo, JP); Munenori Motooka (Tokyo, JP); Ryutaro Oke (Tokyo, JP); Kazunori Ojima (Tokyo, JP); Kikuo Ono (Tokyo, JP)
Assignees: Japan Display Inc.; Panasonic Liquid Crystal Display Co., Ltd.
G02F1/136286G02F1/134309G02F1/134336G02F1/136209G02F2001/134345G02F2201/122
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,703,161
App. No.
14/168,667
Granted
Jul 11, 2017
Kind
B2
Abstract

The present invention is intended to control the color temperature of white exhibited by a liquid crystal display device. White is produced when light waves emitted through pixels associated with three colors of red, green, and blue have maximum intensities. The amounts of light emitted through the respective pixels are controlled by differentiating the shapes of the pixel electrodes disposed at the respective pixels from one another. Thus, the color temperature of white is controlled. Otherwise, the shapes of interceptive films disposed at the respective pixels are differentiated from one another in order to control light waves emitted through the respective pixels. Thus, the color temperature of white is controlled. The interceptive film may be shaped like the pixel electrode. Otherwise, the interceptive film may be realized with an interceptive pattern other than that of the pixel electrode or one of openings bored in a black matrix.

Claims (56)

1. A substrate comprising:

a plurality of image signal lines extending in a first direction, and a plurality of gate signal lines extending in a second direction;

a plurality of pixel regions, each one of pixel regions being surrounded by the image signal lines and the gate signal lines, each one of pixel regions including a pixel electrode;

wherein the plurality of pixel regions includes subgroups of pixel regions, each subgroup having at least two pixel regions positioned adjacent each other in the second direction including a red pixel region and a green pixel region,

wherein a plurality of slits is formed in each pixel electrode of the red pixel region and the green pixel region, and

a spacing between two adjoining slits of the plurality of slits in the pixel electrode in the green pixel region is narrower than a spacing between two adjoining slits of the plurality of slits in the pixel electrode in the red pixel region.

2. The substrate according to claim 1 , further comprising a plurality of common signal lines extending in the second direction,

wherein two pixel regions of the plurality of the pixel regions are adjacent to each other in the first direction, and the one of the plurality of common signal lines in the two pixel regions is formed near one of the gate signal lines in the two pixel regions.

3. The substrate according to claim 2 , wherein the one of the plurality of common signal lines in the two pixel regions has an extending portion extended from the one of the plurality of common signal lines in the two pixel regions in the first direction.

4. The substrate according to claim 3 , wherein at least a portion of a through hole is formed on the extension portion.

5. The substrate according to claim 1 , further comprising: a plurality of thin film transistors, each one of the plurality of thin film transistors including a drain electrode extended from each one of image signal lines and a source electrode, each one of the plurality of thin film transistors being formed on the gate signal lines, wherein the drain electrode is completely superimposed on the gate signal line in planar view, and a portion of source electrode is not superimposed on the gate signal line in planar view.

6. The substrate according to claim 5 , wherein each one of the plurality of gate signal lines has a concave portion in planar view and the source electrode is connected to the pixel electrode through the concave portion.

7. The substrate according to claim 6 , wherein each one of the plurality of gate signal lines is configured between the concave portion and the one of the common signal lines in the two pixel regions and in planar view.

8. The substrate according to claim 1 , further comprising a common electrode in each one of the plurality of pixel regions, wherein at least a portion of the pixel electrode is superimposed on at least a portion of the common electrode.

9. The substrate according to claim 8 , wherein the plurality of slits have at least one of asymmetry structure in view of the first direction.

10. The substrate according to claim 1 , further comprising a common electrode in each of the plurality of pixel regions, wherein a first insulating film is formed between the pixel electrode and the common electrode.

11. The substrate according to claim 10 , wherein a second insulating film is formed between the pixel electrode and the first insulating film.

12. The substrate according to claim 11 , wherein the pixel electrode is covered with an alignment film.

13. A liquid crystal display panel comprising:

the substrate according to claim 1 ; and

a color filter substrate including a red color filter formed in an opening defined in a black matrix, and a green color filter formed an opening defined in the black matrix, wherein the substrate and the color filter substrate are opposed to each other with a liquid crystal material therebetween,

wherein the red color filter is opposed to the red pixel and the green color filter is opposed to the green pixel.

14. A substrate comprising:

a plurality of image signal lines extending in a first direction, and a plurality of gate signal lines extending in a second direction;

a plurality of pixel regions, each one of pixel regions being surrounded by the image signal lines and the gate signal lines, each one of pixel regions including a pixel electrode; and

a plurality of common signal lines extending in the second direction, wherein two pixel regions of the plurality of the pixel regions are adjacent to each other in the first direction;

wherein the plurality of pixel regions includes subgroups of pixel regions, each subgroup having at least two pixel regions positioned adjacent each other in the second direction including a red pixel region and a green pixel region,

wherein a plurality of slits is formed in each pixel electrode of the red pixel region and the green pixel region, and

wherein a plurality of slits is formed in each pixel electrode of the red pixel region and the green pixel region, and a spacing between two adjoining slits of the plurality of slits in the pixel electrode in the green pixel region is narrower than a spacing between two adjoining slits of the plurality of slits in the pixel electrode in the red pixel region.

15. The substrate according to claim 14 , wherein the one of the plurality of common signal lines in the two pixel regions is formed near one of the gate signal lines in the two pixel regions.

16. The substrate according to claim 15 , wherein the one of the plurality of common signal lines in the two pixel regions has an extending portion extended from the one of the common signal lines in the two pixel regions in the first direction.

17. The substrate according to claim 16 , wherein at least a portion of a through hole is formed on the extension portion.

18. The substrate according to claim 14 , further comprising:

a plurality of thin film transistors, each one of thin film the transistors including a drain electrode extended from each one of the image signal lines and a source electrode, each one of the plurality of thin film transistors being formed on the gate signal lines, wherein the drain electrode is completely superimposed on the gate signal line in planar view, and a portion of source electrode is not superimposed on the gate signal line in planar view.

19. The substrate according to claim 18 , wherein each one of the gate signal lines has a concave portion in planar view and the source electrode is connected to one of the pixel electrode and the common electrode through the concave portion.

20. The substrate according to claim 18 , wherein each one of the plurality of gate signal lines is configured between the concave portion and the one of the common signal lines in the two pixel regions and in planar view.

21. A liquid crystal display panel comprising:

the substrate according to claim 14 ; and

a color filter substrate including first color filters formed in an opening defined in a black matrix, second color filters formed in an opening defined in the black matrix, and third color filters formed in openings defined in the black matrix;

wherein the substrate and the color filter substrate are opposed to each other with a liquid crystal material therebetween.

22. The substrate according to claim 14 , wherein the pixel electrode and the common electrode are transparent.

23. A liquid crystal display panel comprising:

the substrate according to claim 14 ; and

a color filter substrate including a red color filter formed in an opening defined in a black matrix, and a green color filter formed in an opening defined in the black matrix; wherein the substrate and the color filter substrate are opposed to each other with a liquid crystal material therebetween,

wherein the red color filter is opposed to the red pixel and the green color filter is opposed to the green pixel.

24. A liquid crystal display panel comprising:

a TFT substrate, a color filter substrate and a liquid crystal material therebetween,

the TFT substrate comprising:

a plurality of image signal lines extending in a first direction, and a plurality of gate signal lines extending in a second direction;

a plurality of pixel regions, each one of pixel regions being surrounded by the image signal lines and the gate signal lines, each one of pixel regions including a pixel electrode; and

a plurality of common signal lines extending in the second direction, wherein two pixel regions of the plurality of the pixel regions are adjacent to each other in the first direction;

wherein the plurality of pixel regions includes subgroups of pixel regions, each subgroup having at least two of pixel regions positioned adjacent each other in the second direction including a red pixel region and a green pixel region,

a plurality of slits is formed in each pixel electrode of the red pixel region and the green pixel region,

a plurality of slits is formed in each pixel electrode of the red pixel region and the green pixel region, and a spacing between two adjoining slits of the plurality of slits in the pixel electrode in the green pixel region is narrower than a spacing between two adjoining slits of the plurality of slits in the pixel electrode in the red pixel region,

the color filter substrate comprising a red color filter formed in an opening defined in a black matrix, and a green color filter formed in an opening defined in the black matrix, and

the red color filter is opposed to the red pixel and the green color filter is opposed to the green pixel.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2025
From: JAPAN DISPLAY INC
To: MAGNOLIA PURPLE CORPORATION
Reel/Frame 071890/0202 →
NUNC PRO TUNC ASSIGNMENT Recorded Nov 17, 2023
From: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 065615/0327 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2014
From: HITACHI DISPLAYS, LTD.
To: HITACHI DISPLAYS, LTD.; IPS ALPHA SUPPORT CO., LTD.
Reel/Frame 032097/0871 →
CHANGE OF NAME Recorded Jan 30, 2014
From: HITACHI DISPLAYS, LTD.
To: JAPAN DISPLAY EAST INC.
Reel/Frame 032144/0884 →
CHANGE OF NAME Recorded Jan 30, 2014
From: JAPAN DISPLAY EAST INC.
To: JAPAN DISPLAY INC.
Reel/Frame 032145/0001 →
MERGER Recorded Jan 30, 2014
From: IPS ALPHA SUPPORT CO., LTD.
To: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
Reel/Frame 032098/0191 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2014
From: MORI, IKUKO; MOTOOKA, MUNENORI; OKE, RYUTARO; OJIMA, KAZUNORI; ONO, KIKUO
To: HITACHI DISPLAYS, LTD.
Reel/Frame 032096/0790 →
Priority Claims (1)
JP 2005-197770 · Jul 6, 2005 · national
Continuity (5)
Continuation 13855878 · Apr 3, 2013
Continuation 13137648 · Aug 31, 2011
Continuation 12656229 · Jan 21, 2010
Continuation 11477869 · Jun 30, 2006
Related Publication 20140146263A1 · May 29, 2014