IP Library Granted Patent US 9,443,481
Granted Patent B2
US 9,443,481 · App. 14/328,392 · Granted Sep 13, 2016

LCD driver IC

Inventors: Hideaki Honda (Kodaira, JP); Hirofumi Sonoyama (Tokyo, JP); Hiroki Takeuchi (Tokyo, JP)
Assignee: Synaptics Display Devices GK
G09G3/3611G09G3/2096G09G3/3688G09G2310/0283G09G2350/00G09G2352/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,443,481
App. No.
14/328,392
Granted
Sep 13, 2016
Kind
B2
Abstract

A liquid crystal display driver IC includes a plurality of communication interface circuits, a plurality of driving circuits which drive a plurality of source lines, and a selector circuit. In order to secure a necessary band-width, a necessary number of circuits, among the plurality of communication interface circuits, is connected in parallel to the communication channels, and an unused circuit is suspended. The selector circuit selectively controls to which one of the plurality of driving circuits each of a plurality of image data outputs respectively received from the connected communication interface circuits is supplied.

Claims (63)

1. An LCD driver IC which is configured to be able to connect to a host processor and a plurality of communication channels, which is configured to be able to drive a plurality of source lines of a display panel, and which can drive the source lines of the display panel based on the image data supplied from the host processor via the communication channels, comprising:

a plurality of communication interface circuits which can be connected to the plurality of communication channels;

a plurality of driving circuits which drive each of the plurality of sources lines;

a plurality of latches which is connected to input of each of the plurality of driving circuits and retains the data supplied to each of the driving circuits; and

a first selector circuit which can select to which one of the plurality of latches each of a plurality of image data outputs received from each of the plurality of communication interface circuits is supplied.

2. The LCD driver IC according to claim 1 , further comprising:

a pixel data counter which counts the number of pieces of image data output from at least one of the plurality of communication interface circuits,

wherein the first selector circuit is configured to be able to change a supply relationship of the image data between the communication interface circuit and the latch, based on the count value of the pixel data counter.

3. The LCD driver IC according to claim 2 ,

wherein the communication channel is configured to include one clock lane and four data lanes according to an MIPI/DSI standard.

4. The LCD driver IC according to claim 1 , further comprising:

a second selector circuit;

a plurality of video adaptors;

a command adaptor; and

a control register, wherein

the second selector circuit is configured to be able to select to which one of the plurality of video adaptors instead of the plurality of latches each of the plurality of image data outputs respectively received from the plurality of communication interface circuits is supplied,

the plurality of video adaptors extracts the image data from the data received from the communication interface circuits, and supplies the data to the first selector circuit,

the command adaptor is connected to one of the plurality of video adaptors, extracts a command from the data received from the communication interface circuit, and sets a value based on the extracted command in the control register, and

the first selector circuit is configured to be able to select to which one of the plurality of latches each of the plurality of image data outputs respectively extracted by the plurality of video adaptors is supplied, based on the value set in the control register.

5. The LCD driver IC according to claim 4 , further comprising:

a pixel data counter which counts the number of pieces of image data output from at least one of the plurality of video adaptors,

wherein the first selector circuit is configured to be able to change a supply relationship of the image data between the video adaptor and the latch, based on the count value of the pixel data counter.

6. The LCD driver IC according to claim 5 ,

wherein the communication channel is configured to include one clock lane and four data lanes according to an MIPI/DSI standard.

7. The LCD driver IC according to claim 4 , further comprising:

one or more second selector control terminals,

wherein the second selector circuit is configured to be able to select which of the data received from one of the plurality of communication interface circuits is supplied to the command adaptor, based on a value set in the second selector control terminal.

8. The LCD driver IC according to claim 7 ,

wherein the communication channel is configured to include one clock lane and four data lanes according to an MIPI/DSI standard.

9. The LCD driver IC according to claim 4 ,

wherein the communication channel is configured to include one clock lane and four data lanes according to an MIPI/DSI standard.

10. The LCD driver IC according to claim 1 , further comprising:

a memory; and

a memory interface circuit,

wherein the memory interface circuit is configured to be able to write the image data output from the plurality of communication interface circuits to the memory, read out the written image data from the memory, and supply the read image data to the first selector circuit.

11. The LCD driver IC according to claim 10 ,

wherein the communication channel is configured to include one clock lane and four data lanes according to an MIPI/DSI standard.

12. Time LCD driver IC according to claim 1 , further comprising:

a command adaptor; and

a control register which includes a first selector control bit of one or more bits, wherein

the command adaptor is configured to be able to write a set value based on the command received from at least one of the plurality of communication interface circuits to the first selector control bit of the control register, and

the first selector circuit selects to which one of the plurality of latches each of the plurality of image data outputs respectively received from the plurality of communication interface circuits is supplied, based on a set value stored in the first selector control bit.

13. The LCD driver IC according to claim 12 ,

wherein the communication channel is configured to include one clock lane and four data lanes according to an MIPI/DSI standard.

14. The LCD driver IC according to claim 1 , further comprising:

one or more of a first selector control terminal,

wherein the first selector circuit selects to which one of the plurality of latches each of the plurality of image data outputs respectively received from the plurality of communication interface circuits is supplied, based on a value set in the first selector control terminal.

15. The LCD driver IC according to claim 14 ,

wherein the communication channel is configured to include one clock and four data lanes according to an MIPI/DSI standard.

16. The LcD driver IC according to claim 1 , further comprising:

a command adaptor;

a control register which includes a first selector control bit of one or more bits; and

one or more first selector control terminals, wherein

the command adaptor is configured to be able to write a set value based on the command received from at least one of the plurality of communication interface circuits to the first selector control bit of the control register, and

the first selector circuit selects to which one of the plurality of latches each of the plurality of image data outputs respectively received from the plurality of communication interface circuits is supplied, based on a set value stored in the first selector control bit and a value set in the first selector control terminal.

17. The LCD driver IC according to claim 16 ,

wherein the communication channel is configured to include one clock lane and four data lanes according to an MIPI/DSI standard.

18. The LCD driver IC according to claim 1 ,

wherein the communication channel is configured to include one clock lane and four data lanes according to an MIPI/DSI standard.

19. The LCD driver IC according to claim 1 ,

wherein a communication interface circuit which is not connected to the plurality of communication channels, among the plurality of communication interface circuits can be set in a low power consumption state.

20. The LCD driver IC according to claim 1 ,

wherein a driving circuit which is not connected to the plurality of source lines, among the plurality of driving circuits can be set a low power consumption state.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2024
From: SYNAPTICS JAPAN GK
To: SYNAPTICS INCORPORATED
Reel/Frame 067793/0211 →
SECURITY INTEREST Recorded Sep 27, 2017
From: SYNAPTICS INCORPORATED
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 044037/0896 →
CHANGE OF NAME Recorded Aug 8, 2016
From: SYNAPTICS DISPLAY DEVICES GK
To: SYNAPTICS JAPAN GK
Reel/Frame 039710/0331 →
CHANGE OF NAME Recorded Jun 1, 2015
From: SYNAPTICS DISPLAY DEVICES KK
To: SYNAPTICS DISPLAY DEVICES GK
Reel/Frame 035799/0129 →
CHANGE OF NAME Recorded Dec 2, 2014
From: RENESAS SP DRIVERS INC.
To: SYNAPTICS DISPLAY DEVICES KK
Reel/Frame 034512/0678 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2014
From: HONDA, HIDEAKI; SONOYAMA, HIROFUMI; TAKEUCHI, HIROKI
To: RENESAS SP DRIVERS INC.
Reel/Frame 033308/0837 →
Priority Claims (1)
JP 2013-145248 · Jul 11, 2013 · national
Continuity (1)
Related Publication 20150015551A1 · Jan 15, 2015