IP Library Granted Patent US 8,987,799
Granted Patent B2
US 8,987,799 · App. 14/453,832 · Granted Mar 24, 2015

Semiconductor device and method of forming the same

Inventor: Hiroaki Taketani (Tokyo, JP)
Assignee: PS4 Luxco S.a.r.l.
H01L29/0653H01L29/4236H01L29/7827H01L27/108H01L29/086H01L29/0878
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,987,799
App. No.
14/453,832
Granted
Mar 24, 2015
Kind
B2
Abstract

A semiconductor device includes a semiconductor device may include, but is not limited to, a semiconductor substrate, an isolation electrode, a gate electrode, a gate insulating film, and a first insulating film. The semiconductor substrate has a first groove and a second groove. An isolation electrode is positioned in the first groove. The gate electrode is positioned in the second groove. The gate insulating film is adjacent to the gate electrode. The first insulating film is adjacent to the isolation electrode. The isolation electrode is greater in threshold voltage than the gate electrode.

Claims (29)

1. A semiconductor device comprising:

a semiconductor substrate having first and second grooves;

a isolation electrode in the first groove;

a gate electrode in the second groove;

a gate insulating film between the semiconductor substrate and the gate electrode; and

a first insulating film extending at least beneath the isolation electrode, the first insulating film beneath the isolation electrode being thicker than the gate insulating film beneath the gate electrode,

wherein the isolation electrode extends in a line-shape in an isolation trench, and

wherein the gate electrode extends as a word line disposed between adjacent line-shaped isolation electrodes.

2. The semiconductor device according to claim 1 , wherein the gate electrode comprises titanium nitride.

3. The semiconductor device according to claim 1 , wherein the gate electrode comprises tungsten.

4. The semiconductor device according to claim 1 , further comprising a gate trench between adjacent isolation trenches, and a fin protruding from a bottom of the gate trench.

5. The semiconductor device according to claim 1 , wherein a bottom of the isolation electrode is at the same level as a bottom of the gate electrode.

6. The semiconductor device according to claim 1 , wherein the semiconductor substrate includes a first portion underneath the first groove and a second portion underneath the second groove, the first portion is higher in impurity concentration than the second portion.

7. The semiconductor device according to claim 1 , further comprising a first diffusion region underneath the first groove, the first diffusion region having the same conductivity type as the semiconductor substrate, the first diffusion region being greater in impurity concentration than a different portion of the semiconductor substrate.

8. The semiconductor device according to claim 7 , further comprising a second diffusion region underneath the second groove, the second diffusion region having the same conductivity type as the semiconductor substrate, the second diffusion region being lower in impurity concentration than a different portion of the semiconductor substrate.

9. The semiconductor device according to claim 1 , wherein a bottom portion of the first insulating film is lower in level than a bottom portion of the gate insulating film.

10. The semiconductor device according to claim 9 , wherein:

the first insulating film further comprises side portions different from the bottom portion;

the bottom portion of the first insulating film is positioned underneath a bottom of the isolation electrode;

the side portions are positioned adjacent to side surfaces of the isolation electrode; and

the bottom portion of the first insulating film is thicker than the side portions of the first insulating film.

11. The semiconductor device according to claim 10 , wherein the bottom portion of the first insulating layer has a multi-layered structure.

12. A semiconductor device comprising:

a semiconductor substrate having first and second grooves, the semiconductor substrate comprising a first portion underneath the first groove and a second portion underneath the second groove, the first portion being higher in impurity concentration than the second portion;

an isolation electrode in the first groove;

a gate electrode in the second groove;

a gate insulating film adjacent to the gate electrode; and

a first insulating film adjacent to the isolation electrode,

wherein the gate insulating film and the first insulating film have a similar thickness.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2018
From: LONGITUDE SEMICONDUCTOR S.A.R.L.
To: LONGITUDE LICENSING LIMITED
Reel/Frame 046863/0001 →
CHANGE OF NAME Recorded Aug 24, 2016
From: PS5 LUXCO S.A.R.L.
To: LONGITUDE SEMICONDUCTOR S.A.R.L.
Reel/Frame 039793/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2016
From: PS4 LUXCO S.A.R.L.
To: PS5 LUXCO S.A.R.L.
Reel/Frame 039818/0506 →
Priority Claims (1)
JP 2011-034896 · Feb 21, 2011 · national
Continuity (2)
Continuation 13397029 · Feb 15, 2012
Related Publication 20140346595A1 · Nov 27, 2014