IP Library Granted Patent US 9,325,546
Granted Patent B1
US 9,325,546 · App. 14/541,345 · Granted Apr 26, 2016

Data rate and PVT adaptation with programmable bias control in a SerDes receiver

Inventors: Mohammad S. Mobin (Orefield, PA); Weiwei Mao (Macungie, PA); Brett D. Hardy (Chaska, MN)
Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.
H04L27/01H04L7/0079
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,325,546
App. No.
14/541,345
Granted
Apr 26, 2016
Kind
B1
Abstract

Described embodiments provide for, in a SerDes device, an adaptation process that adjusts data path gain through programmable-bias based on process, voltage, temperature (PVT) and data rate changes. Such adaptation process extends bias current dynamic range, and low frequency gain can be programmed to a desired target range of values for a given variable gain amplifier (VGA) setting at any PVT and data rate corner. A receive (RX) data path structure auto-adapts data path gain through programmable bias based on sensed PVT and data rate changes. The low frequency attenuation/gain range is extended, and can be programmed to a desirable targeted range by a SerDes device RX adaptive process for a given VGA and linear equalizer (LEQ) setting at any given PVT and data rate condition.

Claims (35)

1. A method of setting bias of a receive data path in a receiver device, the method comprising:

initializing, by bias adjustment circuitry, bias settings of at least one of a variable gain amplifier (VGA), a linear equalizer (LEQ), a multiplexer (MUX) and a combiner of the receive data path to initial bias settings;

detecting a data rate of incoming data of the receive data path;

measuring, with corresponding sensors, at least one of a present process, temperature and voltage level for the receive data path; and

associating, by bias adaptation control logic, a combination of the detected data rate and the at least one measured present process, temperature and voltage level for the receive data path with corresponding bias settings for boost and for gain or attenuation in the receive data path; and

adjusting the bias of the at least one of the variable gain amplifier (VGA), the linear equalizer (LEQ), the multiplexer (MUX) and the combiner of the receive data path based on the associated corresponding bias settings for boost and for gain or attenuation that were associated with the combination of the detected data rate and the at least one of measured present process, temperature, and voltage level for the receive data path.

2. The method of claim 1 , wherein, the associating including accessing a look-up table in memory having a table of bias settings for boost and for gain or attenuation in the receive data path, wherein entries of the table are addressed via corresponding data rate, process, voltage and temperature levels.

3. The method of claim 1 , comprising repeating the measuring, associating and adjusting until the receive data path reaches a steady state condition.

4. The method of claim 3 , wherein the repeating includes receiving at least one present data eye margin value, and comparing the present data eye margin value to a threshold to determine the steady state condition.

5. The method of claim 4 , wherein the present data eye margin value includes at least one of a horizontal and a vertical margin.

6. The method of claim 1 , wherein the adjusting, by bias control circuitry, the bias of the at least one of the variable gain amplifier (VGA), the linear equalizer (LEQ), the multiplexer (MUX) and the combiner includes enabling or disabling switches of corresponding bias current generators based on the associated corresponding bias settings for boost and for gain or attenuation.

7. The method of claim 1 , comprising monitoring the receiver device over changing Process, Voltage and Temperature (PVT) conditions, wherein the method is applied repeatedly over to maintain a relatively steady condition in the receive data path.

8. The method of claim 1 , wherein the method is embodied in a Serializer/Deserializer (SerDes) device.

9. Apparatus for setting bias of a receive data path in a receiver device, the apparatus comprising:

bias adjustment circuitry configured to initialize bias settings of at least one of a variable gain amplifier (VGA), a linear equalizer (LEQ), a multiplexer (MUX) and a combiner of the receive data path to initial bias settings;

a data rate detector configured to detect a data rate of incoming data of the receive data path;

sensors configured to measure at least one of a present process, temperature and voltage level for the receive data path; and

bias control adaptation logic configured to associate a combination of the detected data rate and the at least one measured present process, temperature and voltage level for the receive data path with corresponding bias settings for boost and for gain or attenuation in the receive data path; and

wherein the bias control adaptation logic adjusts, via a control signal to the bias adjustment circuitry, the bias of the at least one of the variable gain amplifier (VGA), the linear equalizer (LEQ), the multiplexer (MUX) and the combiner of the receive data path based on the associated corresponding bias settings for boost and for gain or attenuation that were associated with the combination of the detected data rate and the at least one of measured present process, temperature, and voltage level for the receive data path.

10. The apparatus of claim 9 , wherein, the bias control adaptation logic accesses a look-up table in memory having a table of bias settings for boost and for gain or attenuation in the receive data path, wherein entries of the table are addressed via corresponding data rate, process, voltage and temperature levels.

11. The apparatus of claim 9 , wherein the apparatus repetitively measures, associates and adjusts until the receive data path reaches a steady state condition.

12. The apparatus of claim 11 , wherein the bias control adaptation logic receives at least one present data eye margin value, and compares the present data eye margin value to a threshold to determine the steady state condition.

13. The apparatus of claim 11 , wherein the bias control circuitry adjusts the bias of the at least one of the variable gain amplifier (VGA), the linear equalizer (LEQ), the multiplexer (MUX) and the combiner by enabling or disabling switches of corresponding bias current generators based on the associated corresponding bias settings for boost and for gain or attenuation.

14. The apparatus of claim 9 , wherein the sensors monitor the receiver device over changing Process, Voltage and Temperature (PVT) conditions to maintain a relatively steady condition in the receive data path.

15. The apparatus of claim 9 , wherein the apparatus is embodied in a Serializer/Deserializer (SerDes) device.

16. The apparatus of claim 9 , wherein the apparatus is embodied in an integrated circuit.

17. A non-transitory machine-readable storage medium, having encoded thereon program code, wherein, when the program code is executed by a machine, the machine implements a method for setting bias of a receive data path in a receiver device, comprising:

initializing, by bias adjustment circuitry, bias settings of at least one of a variable gain amplifier (VGA), a linear equalizer (LEQ), a multiplexer (MUX) and a combiner of the receive data path to initial bias settings;

detecting a data rate of incoming data of the receive data path;

measuring, with corresponding sensors, at least one of a present process, temperature and voltage level for the receive data path; and

associating, by bias adaptation control logic, a combination of the detected data rate and the at least one measured present process, temperature and voltage level for the receive data path with corresponding bias settings for boost and for gain or attenuation in the receive data path; and

adjusting the bias of the at least one of the variable gain amplifier (VGA), the linear equalizer (LEQ), the multiplexer (MUX) and the combiner of the receive data path based on the associated corresponding bias settings for boost and for gain or attenuation.

18. The non-transitory machine-readable storage medium of claim 17 , wherein, the associating including accessing a look-up table in memory having a table of bias settings for boost and for gain or attenuation in the receive data path, wherein entries of the table are addressed via corresponding data rate, process, voltage and temperature levels.

19. The non-transitory machine-readable storage medium of claim 17 , comprising repeating the measuring, associating and adjusting until the receive data path reaches a steady state condition.

20. The non-transitory machine-readable storage medium of claim 19 , wherein the repeating includes receiving at least one present data eye margin value, and comparing the present data eye margin value to a threshold to determine the steady state condition.

Assignments (8)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048883/0702 →
MERGER Recorded Oct 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047422/0464 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2016
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 038062/0967 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2014
From: MOBIN, MOHAMMAD S; MAO, WEIWEI; HARDY, BRETT D
To: LSI CORPORATION
Reel/Frame 034171/0535 →