IP Library Granted Patent US 9,336,818
Granted Patent B1
US 9,336,818 · App. 14/614,273 · Granted May 10, 2016

Method for reducing adjacent track interference effects in a data storage system

Inventors: Tony Dunn (San Jose, CA); Yongchang Feng (Fremont, CA)
Assignee: HGST NETHERLANDS B.V.
G11B20/10472G11B20/10388G11B20/1816G11B27/36
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,336,818
App. No.
14/614,273
Granted
May 10, 2016
Kind
B1
Abstract

A system and method is disclosed for improved operation of a data storage device such as a hard disk drive. The overhead for data rewriting may be reduced by the periodic remapping of logical block addresses to avoid excessive adjacent track interference effects on data blocks having lower data writing rates. It may employ the indirection system to remap data “hot spots” to new locations neighboring on spare data blocks. In circumstances where it is not possible to write data next to spare data blocks, the active LBA may be periodically moved after a predefined number of write operations.

Claims (40)

1. A method for reducing adjacent track interference effects in a data storage system, comprising the steps of:

configuring the data storage system with:

a hard drive data storage device comprising a rotating data storage medium, wherein the data storage medium comprises a multiplicity of data tracks, and wherein each data track comprises a multiplicity of data blocks;

a write head for storing data in data blocks;

a read head for reading data from the data blocks written by the write head; and

storage for an array of write cycle counters, comprising one counter for each data block; and

executing an algorithm for writing data to the data blocks comprising the steps of:

initializing the write cycle counters to zero;

receiving a data block to be written to the data storage device at a first data block location;

incrementing the write cycle counter for the first data block location by one;

comparing the value of the write cycle counter of the first data block location to a predetermined maximum adjacent track interference (ATI) limit count, wherein:

if the write cycle counter of the first data block location exceeds the predetermined maximum ATI limit count, then:

locating a second data block location on the data storage device;

writing the data to the second data block location; and

resetting the write cycle counters of the first and second data block locations; and

returning to the receiving a data block to be written step.

2. The method of claim 1 , wherein the step of locating a second data block location on the data storage device comprises locating a data block location with at least one adjacent spare data block.

3. The method of claim 1 , wherein the predetermined maximum ATI limit count is set to a value substantially less than the number of ATI events which would induce substantial ATI effects on an adjacent data block.

4. The method of claim 1 , wherein the predetermined maximum ATI limit count is no larger than 200.

5. The method of claim 1 , wherein the predetermined maximum ATI limit count is no larger than 50.

6. The method of claim 1 , wherein the predetermined maximum ATI limit count is no larger than 10.

7. A method for reducing adjacent track interference effects in a data storage system, comprising the steps of:

configuring the data storage system with:

a hard drive data storage device comprising a rotating data storage medium, wherein the data storage medium comprises a multiplicity of data tracks, and wherein each data track comprises a multiplicity of data blocks;

a write head for storing data in data blocks;

a read head for reading data from the data blocks written by the write head; and

storage for an array of write cycle counters, comprising one counter for each data block; and

executing an algorithm for writing data to data blocks comprising the steps of:

initializing the write cycle counters to zero;

receiving a data block to be written to the data storage device at a first data block location;

incrementing the write cycle counter for the first data block location by one;

comparing the value of the write cycle counter of the first data block location to a predetermined maximum adjacent track interference (ATI) limit count, wherein the predetermined maximum ATI limit count is set to a value substantially less than the number of ATI events which would induce substantial ATI effects on a data block, and wherein:

if the write cycle counter of the first data block location exceeds the predetermined maximum ATI limit count, then:

locating a second data block location on the data storage device, wherein the step of locating a second data block location on the data storage device comprises locating a data block location with at least one adjacent spare data block;

writing the data to the second data block location; and

resetting the write cycle counter of the second data block location; and

returning to the receiving a data block to be written step.

8. The method of claim 7 , wherein the predetermined maximum ATI limit count is no larger than 200.

9. The method of claim 7 , wherein the predetermined maximum ATI limit count is no larger than 50.

10. The method of claim 7 , wherein the predetermined maximum ATI limit count is no larger than 10.

Assignments (6)
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2016
From: HGST NETHERLANDS B.V.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 040829/0516 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2015
From: DUNN, TONY; FENG, YONGCHANG
To: HGST NETHERLANDS B.V.
Reel/Frame 034890/0433 →