IP Library Granted Patent US 10,060,973
Granted Patent B1
US 10,060,973 · App. 14/719,535 · Granted Aug 28, 2018

Test circuits for integrated circuit counterfeit detection

Inventors: Ryan Helinski (Albuquerque, NM); Lyndon G. Pierson, Jr. (Albuquerque, NM); Edward I. Cole, Jr. (Albuquerque, NM); Tan Q. Thai (Albuquerque, NM)
Assignee: National Technology & Engineering Solutions of Sandia, LLC
G01R31/2894G01R31/2856
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,060,973
App. No.
14/719,535
Granted
Aug 28, 2018
Kind
B1
Abstract

Described herein are various technologies pertaining to identifying counterfeit integrated circuits (ICs) by way of allowing the origin of fabrication to be verified. An IC comprises a main circuit and a test circuit that is independent of the main circuit. The test circuit comprises at least one ring oscillator (RO) signal that, when energized, is configured to output a signal that is indicative of a semiconductor fabrication facility where the IC was manufactured.

Claims (31)

1. An integrated circuit (IC) comprising:

a main circuit that is configured to perform a predefined task; and

a test circuit integrated with the main circuit in the IC that, when energized, is configured to emit an output signal that is indicative of a semiconductor fabrication facility where the IC was manufactured, the test circuit comprising a plurality of ring oscillator (RO) circuits, wherein the output signal is based upon signals emitted by each of the RO circuits, and further wherein each RO circuit in the plurality of RO circuits being non-identical to each other RO circuit in the plurality of RO circuits, the plurality of RO circuits comprising:

a first RO circuit, the first RO circuit comprises a first trace of a first width; and

a second RO circuit, the second RO circuit comprising a second trace of a second width, the first width being greater than the second width.

2. The IC of claim 1 , a third RO circuit in the plurality of RO circuits comprises a third trace formed of a first material, a fourth RO circuit in the plurality of RO circuits comprises a fourth trace formed of a second material, the first material being different from the second material.

3. The IC of claim 1 , a third RO circuit in the plurality of RO circuits comprises first transistors that each have a first dimension corresponding thereto, a fourth RO circuit in the plurality of RO circuits comprises second transistors that each have a second dimension corresponding thereto, the first dimension being larger than the second dimension.

4. The IC of claim 1 , the test circuit further comprises a switching circuit that is configured to independently electrically couple each RO circuit in the plurality of RO circuits with an energy source.

5. The IC of claim 1 , the output signal having a frequency content, the frequency content indicative of the semiconductor fabrication facility where the IC was manufactured.

6. An integrated circuit (IC) comprising:

a main circuit that is configured to perform a predefined task; and

a test circuit integrated with the main circuit in the IC that, when energized, is configured to emit an output signal that is indicative of a semiconductor fabrication facility where the IC was manufactured, the test circuit comprising a plurality of ring oscillator (RO) circuits, wherein the output signal is based upon signals emitted by each of the RO circuits, and further wherein each RO circuit in the plurality of RO circuits being non-identical to each other RO circuit in the plurality of RO circuits, the plurality of RO circuits comprising:

a first RO circuit, the first RO circuit comprises a first trace formed of a first material; and

a second RO circuit, the second RO circuit comprises a second trace formed of a second material, the first material being different from the second material.

7. The IC of claim 6 , the plurality of RO circuits further comprising:

a third RO circuit, the third RO circuit comprises a first trace of a first width; and

a fourth RO circuit, the fourth RO circuit comprising a second trace of a second width, the first width being greater than the second width.

8. The IC of claim 6 , a third RO circuit in the plurality of RO circuits comprises first transistors that each have a first dimension corresponding thereto, a fourth RO circuit in the plurality of RO circuits comprises second transistors that each have a second dimension corresponding thereto, the first dimension being larger than the second dimension.

9. The IC of claim 6 , the test circuit further comprises a switching circuit that is configured to independently electrically couple each RO circuit in the plurality of RO circuits with an energy source.

10. The IC of claim 6 , the output signal having a frequency content, the frequency content indicative of the semiconductor fabrication facility where the IC was manufactured.

11. An integrated circuit (IC) comprising:

a main circuit that is configured to perform a predefined task; and

a test circuit integrated with the main circuit in the IC that, when energized, is configured to emit an output signal that is indicative of a semiconductor fabrication facility where the IC was manufactured, the test circuit comprising a plurality of ring oscillator (RO) circuits, wherein the output signal is based upon signals emitted by each of the RO circuits, and further wherein each RO circuit in the plurality of RO circuits being non-identical to each other RO circuit in the plurality of RO circuits, the plurality of RO circuits comprising:

a first RO circuit, the first RO circuit comprising first transistors that each have a first dimension corresponding thereto; and

a second RO circuit, the second RO circuit comprising second transistors that each have a second dimension corresponding thereto, the first dimension being larger than the second dimension.

12. The IC of claim 11 , the plurality of RO circuits further comprising:

a third RO circuit, the third RO circuit comprises a first trace of a first width; and

a fourth RO circuit, the fourth RO circuit comprising a second trace of a second width, the first width being greater than the second width.

13. The IC of claim 11 , a third RO circuit in the plurality of RO circuits comprises a third trace formed of a first material, a fourth RO circuit in the plurality of RO circuits comprises a fourth trace formed of a second material, the first material being different from the second material.

14. The IC of claim 11 , the test circuit further comprises a switching circuit that is configured to independently electrically couple each RO circuit in the plurality of RO circuits with an energy source.

15. The IC of claim 11 , the output signal having a frequency content, the frequency content indicative of the semiconductor fabrication facility where the IC was manufactured.

Assignments (3)
CHANGE OF NAME Recorded Jun 25, 2018
From: SANDIA CORPORATION
To: NATIONAL TECHNOLOGY & ENGINEERING SOLUTIONS OF SANDIA, LLC
Reel/Frame 046425/0316 →
CONFIRMATORY LICENSE Recorded Dec 29, 2015
From: SANDIA CORPORATION
To: U.S. DEPARTMENT OF ENERGY
Reel/Frame 037394/0912 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 23, 2015
From: HELINSKI, RYAN; PIERSON, LYNDON G.; COLE, EDWARD I., JR.; THAI, TAN Q.
To: SANDIA CORPORATION
Reel/Frame 037118/0961 →
Continuity (1)
Provisional Application 62004743 · May 29, 2014
Cited By (1)
US 12,613,999