IP Library Granted Patent US 9,755,760
Granted Patent B2
US 9,755,760 · App. 14/875,228 · Granted Sep 5, 2017

Supply voltage modular photodiode bias

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,755,760
App. No.
14/875,228
Granted
Sep 5, 2017
Kind
B2
Abstract

An optical communication system, circuit, and Integrated Circuit (IC) chip are disclosed. The disclosed optical communication system includes a photodiode configured to receive light energy and convert the light energy into an electrical signal, an amplifier configured to receive the electrical signal from the photodiode and output an amplified electrical signal, and a control circuit comprising a biasing network that generates a modular logic level that scales with a bias voltage of the photodiode.

Claims (29)

1. An optical communication system, comprising:

a photodiode configured to receive light energy and convert the light energy into an electrical signal;

an amplifier configured to receive the electrical signal from the photodiode and output an amplified electrical signal, wherein the amplifier is driven by a supply voltage Vcc; and

a control circuit comprising a biasing network having a plurality of switching elements connected in series between a photodiode biasing supply voltage Vpd and a bias resistor that is connected to a common reference voltage or ground, wherein the supply voltage Vcc is less than the photodiode biasing supply voltage Vpd, wherein the amplifier is also connected to the common reference voltage or ground, and wherein the biasing network provides a balanced high frequency ground path between the photodiode and the amplifier.

2. The optical communication system of claim 1 , wherein the photodiode comprises a P-I-N diode.

3. The optical communication system of claim 1 , wherein plurality of switching elements comprise at least four switching elements.

4. The optical communication system of claim 1 , wherein the plurality of switching elements comprise a plurality of Bipolar Junction Transistors (BJTs) connected in series between the bias resistor and the photodiode biasing supply voltage Vpd.

5. The optical communication system of claim 4 , wherein the plurality of BJTs are connected to a filter transistor that is part of a filter circuit for the amplifier.

6. The optical communication system of claim 5 , wherein the filter transistor comprises a Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) and wherein the plurality BJTs control a bias voltage provided to the MOSFET.

7. The optical communication system of claim 5 , wherein the filter circuit further comprises a filter resistor and a filter capacitor that bias the photodiode to maintain the balanced high frequency ground path between the photodiode and the amplifier.

8. The optical communication system of claim 5 , wherein the plurality of BJTs are connected to the filter transistor across a logic gate.

9. The optical communication system of claim 8 , wherein the logic gate comprises a NAND gate.

10. The optical communication system of claim 5 , wherein the filter circuit, the amplifier, and the control circuit are provided on a common Integrated Circuit (IC) chip.

11. A circuit, comprising:

a photodiode that receives optical signals and produces electrical signals in response thereto, wherein the photodiode is driven by an external supply voltage Vpd;

a trans-impedance amplifier that receives the electrical signals produced by the photodiode, wherein the trans-impedance amplifier is driven by a supply voltage Vcc that is less than the external supply voltage Vpd; and

a filter circuit that biases the photodiode to provide a balanced high frequency ground path between the photodiode and the trans-impedance amplifier, wherein the filter circuit receives a biasing voltage from a control circuit that shares a common reference or ground voltage with the trans-impedance amplifier, wherein the control circuit comprises a plurality of switching elements connected in series between the external supply voltage Vpd and a bias resistor, wherein the bias resistor is connected to the common reference or ground voltage, and wherein the control circuit is driven by the external supply voltage Vpd.

12. The circuit of claim 11 , wherein the plurality of switching elements comprises at least four switching elements.

13. The circuit of claim 11 , wherein the plurality of switching elements comprise a plurality of Bipolar Junction Transistors (BJTs) connected in series between the bias resistor and the external supply voltage Vpd.

14. The circuit of claim 13 , wherein the plurality of BJTs are connected to a transistor that is part of the filter circuit for the amplifier.

15. The circuit of claim 14 , wherein the plurality BJTs control the biasing voltage provided to the transistor.

16. The circuit of claim 15 , wherein the plurality of BJTs are connected to the transistor across a logic gate.

17. The circuit of claim 11 , wherein the filter circuit further comprises a filter resistor and a filter capacitor.

18. An Integrated Circuit (IC) chip, comprising:

a trans-impedance amplifier configured to receive an input electrical signal from a photodiode and provide an amplified version of the input electrical signal as an output, wherein the trans-impedance amplifier is driven by a supply voltage Vcc, wherein the photodiode is driven by an external supply voltage Vpd, and wherein the external supply voltage Vpd is greater than the supply voltage Vcc;

a control circuit that controls a bias voltage of the photodiode when the IC chip is connected to the photodiode, that is also driven by the external supply voltage Vpd, and that shares a common reference or ground voltage with the trans-impedance amplifier, wherein the control circuit comprises a plurality of switching elements connected in series between the external supply voltage Vpd and a bias resistor, and wherein the bias resistor is connected to the common reference or ground voltage; and

a filter circuit that biases the photodiode to ensure a balanced high frequency ground path between the photodiode and the trans-impedance amplifier.

19. The IC chip of claim 18 , wherein the filter circuit receives a biasing voltage from the control circuit, wherein the plurality of switching elements comprise a plurality of Bipolar Junction Transistors (BJTs) connected in series between the bias resistor and the external supply voltage Vpd.

20. The IC chip of claim 19 , wherein the plurality of BJTs are connected to a Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) that is part of the filter circuit for the amplifier and wherein the plurality of BJTs are connected to the MOSFET via a logic gate that is responsive to an output of the plurality of switching elements.

Assignments (7)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048883/0702 →
MERGER Recorded Oct 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047422/0464 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 21, 2015
From: ASMANIS, GEORGIOS; CHAAHOUB, FAOUZI; ROBINSON, MICHAEL A.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 036844/0106 →