IP Library Granted Patent US 9,716,118
Granted Patent B2
US 9,716,118 · App. 14/940,359 · Granted Jul 25, 2017

Thin film transistor substrate including thin film transistor formed of oxide semiconductor and method for manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,716,118
App. No.
14/940,359
Granted
Jul 25, 2017
Kind
B2
Abstract

A thin film transistor (TFT) located on a thin film transistor substrate includes a first insulating film formed so as to cover a gate electrode, a channel layer that is formed at a position on the first insulating film overlapping the gate electrode and formed of an oxide semiconductor, a second insulating film formed on the channel layer, and a third insulating film formed so as to cover the second insulating film. A source electrode and a drain electrode are formed on the third insulating film. Each of the source electrode and the drain electrode is connected to the channel layer through the corresponding one of contact holes penetrating the second insulating film and the third insulating film.

Claims (24)

1. A thin film transistor substrate comprising:

a thin film transistor located on a substrate;

a gate wire connected to a gate electrode of said thin film transistor;

a pixel electrode connected to a drain electrode of said thin film transistor;

a source wire connected to a source electrode of said thin film transistor, wherein

said thin film transistor includes:

said gate electrode located on said substrate;

a first insulating film located so as to cover said gate electrode;

a channel layer located at a position on said first insulating film overlapping said gate electrode, said channel layer being formed of an oxide semiconductor;

a second insulating film located on said channel layer;

a third insulating film located so as to cover said second insulating film; and

said source electrode and said drain electrode located on said third insulating film,

each of said source electrode and said drain electrode is connected to said channel layer through corresponding one of contact holes penetrating said second insulating film and said third insulating film, and

said source wire is over and covers both an oxide semiconductor film that is the same layer as said channel layer and separated from said channel layer and an insulating film that is the same layer as said second insulating film and separated from said second insulating film.

2. The thin film transistor substrate according to claim 1 , wherein said source electrode and said drain electrode are formed of a transparent conductive film being the same layer as said pixel electrode.

3. The thin film transistor substrate according to claim 1 , wherein said source electrode is connected to said source wire through a contact hole penetrating said third insulating film.

4. The thin film transistor substrate according to claim 1 , wherein said source wire has a width smaller than a width of said oxide semiconductor film and a width of said insulating film being the same layer as said second insulating film that are located below said source wire.

5. The thin film transistor substrate according to claim 1 , further comprising:

a common wire formed of a conductive film being the same layer as said gate electrode;

a fourth insulating film located so as to cover said pixel electrode; and

a common electrode located at a position on said fourth insulating film overlapping said pixel electrode,

wherein said common electrode is connected to said common wire through a contact hole penetrating said first insulating film, said third insulating film, and said fourth insulating film.

6. The thin film transistor substrate according to claim 1 , wherein said source wire directly contacts said insulating film.

7. The thin film transistor substrate according to claim 6 , wherein said insulating film directly contacts said oxide semiconductor film.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2021
From: MITSUBISHI ELECTRIC CORPORATION
To: TRIVALE TECHNOLOGIES
Reel/Frame 057651/0234 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 13, 2015
From: IMAMURA, KEN; YAMAYOSHI, KAZUSHI; INOUE, KAZUNORI
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 037031/0755 →