IP Library Granted Patent US 9,793,885
Granted Patent B2
US 9,793,885 · App. 15/340,430 · Granted Oct 17, 2017

Method and apparatus for an active negative-capacitor circuit to cancel the input capacitance of comparators

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,793,885
App. No.
15/340,430
Granted
Oct 17, 2017
Kind
B2
Abstract

A circuit comprises a first amplifier coupled to a first and a second node; a differential capacitive load coupled to the first and the second node, the differential capacitive load coupled between drains of transistors in a cross coupled transistor circuit; a current mirror coupled to a source of each transistor; and a capacitor coupled between the sources of the transistors. A plurality of amplifiers can be coupled to the differential capacitive load, wherein each amplifier comprises a clock-less pre-amplifier of a comparator. The amplifiers may be abutted to one another such that an active transistor of a first differential stage in a first amplifier behaves as a dummy transistor for an adjacent differential stage in a second amplifier.

Claims (10)

1. A method for producing a circuit, comprising:

coupling a first amplifier to a differential capacitive load;

coupling the differential capacitive load between drains of transistors in a cross coupled transistor circuit;

coupling a current mirror to a source of each transistor; and

coupling a capacitor between sources of the transistors, thereby counteracting performance degradation due to the differential capacitive load on the first amplifier.

2. The method recited in claim 1 , further comprising coupling a plurality of amplifiers to the differential capacitive load.

3. The method recited in claim 2 , further comprising driving a differential signal of the first amplifier.

4. The method recited in claim 3 , wherein each of the plurality of amplifiers comprises a clock-less pre-amplifier of a comparator.

5. The method recited in claim 1 , wherein the first amplifier is a programmable gain amplifier.

6. The method recited in claim 2 , wherein the plurality of amplifiers comprises amplifiers that are abutted to one another such that an active transistor of a first differential stage in at least one amplifier behaves as a dummy transistor for an adjacent differential stage in another amplifier.

Assignments (2)
CHANGE OF NAME Recorded Aug 7, 2025
From: TENSORCOM, INC.
To: TENSORCOM, LLC
Reel/Frame 072374/0590 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2017
From: DAI, DAI
To: TENSORCOM, INC.
Reel/Frame 041017/0186 →