IP Library Granted Patent US 9,704,906
Granted Patent B2
US 9,704,906 · App. 15/341,795 · Granted Jul 11, 2017

Manufacturing method of semiconductor device and semiconductor device

Inventor: Masatoshi Kimura (Kanagawa, JP)
Assignee: RENESAS ELECTRONICS CORPORATION
H01L27/1463H01L27/14605H01L27/14621H01L27/14627H01L27/14636H01L27/14641H01L27/14645H01L27/14689H04N5/23212
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,704,906
App. No.
15/341,795
Granted
Jul 11, 2017
Kind
B2
Abstract

The performance of a solid state image sensor which is formed by performing divided exposure that exposes the entire chip by a plurality of times of exposure and in which each of a plurality of pixels arranged in a pixel array portion has a plurality of photodiodes is improved. In the divided exposure performed when the solid state image sensor is manufactured, a dividing line that divides an exposure region is defined to be located between a first photodiode and a second photodiode aligned in a first direction in an active region in a pixel and is defined to be along a second direction perpendicular to the first direction.

Claims (17)

1. A semiconductor device including a solid state image sensor, the semiconductor device comprising:

a substrate including a first region and a second region adjacent to each other in an upper surface of the substrate;

a pixel including an active region partitioned by an element isolation structure in the upper surface of the substrate;

a first photodiode formed in the first region in the active region; and

a second photodiode formed separately from the first photodiode in the second region in the active region,

wherein, in the active region, a portion formed in the first region and a portion formed in the second region are formed to be shifted from each other in one direction in plan view, and

a level difference is formed in a layout of a periphery of the active region in plan view at a boundary between the first region and the second region.

2. The semiconductor device according to claim 1 ,

wherein the boundary extends in a first direction along a main surface of the substrate,

a plurality of the pixels are arranged in a second direction which is perpendicular to the first direction and which is along the main surface of the substrate, and

a distance between the first photodiode and the second photodiode in the pixel that overlaps with the boundary in plan view is greater than a distance between the first photodiode and the second photodiode in the pixel that does not overlap with the boundary in plan view.

3. The semiconductor device according to claim 2 ,

wherein a width of the first photodiode in the second direction in the pixel that overlaps with the boundary in plan view is smaller than a width of the first photodiode in the second direction in the pixel that does not overlap with the boundary in plan view.

4. The semiconductor device according to claim 3 ,

wherein a width of the second photodiode in the second direction in the pixel that overlaps with the boundary in plan view is smaller than a width of the second photodiode in the second direction in the pixel that does not overlap with the boundary in plan view.

5. The semiconductor device according to claim 1 ,

wherein a peripheral transistor that amplifies and outputs an electrical charge generated in the first photodiode and the second photodiode is provided in thepixel.

Assignments (1)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
Priority Claims (1)
JP 2014-116356 · Jun 5, 2014 · national
Continuity (2)
Division 14729279 · Jun 3, 2015
Related Publication 20170077153A1 · Mar 16, 2017