IP Library Granted Patent US 11,172,576
Granted Patent B2
US 11,172,576 · App. 16/225,567 · Granted Nov 9, 2021

Method for producing a printed circuit board structure

Inventors: Johannes Stahr (St. Lorenzen, AT); Mike Morianz (Graz, AT)
Assignee: AT&S Austria Technologie & Systemtechnik Aktiengesellschaft
H05K1/185H01L23/5389H01L24/24H01L24/25H01L24/82H01L24/96H05K1/0298H05K1/189H05K3/0055H05K3/26H05K3/46H01L23/5384H01L2224/04105H01L2224/05647H01L2224/244H01L2224/24137H01L2224/24195H01L2224/2518H01L2224/8201H01L2224/82039H01L2224/82359H01L2224/82379H01L2924/1203H01L2924/13055H01L2924/13091H05K1/115H05K3/0035H05K3/0038H05K3/108H05K2201/09509H05K2201/10166H05K2201/10174H05K2203/0392H05K2203/125
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,172,576
App. No.
16/225,567
Granted
Nov 9, 2021
Kind
B2
Abstract

A method for producing a printed circuit board structure comprising at least one insulation layer, at least one conductor layer, and at least one embedded component having a contact pad that has an outer barrier layer, in which structure at least two conductor paths/conductor layer are connected to at least two connections using vias, and each via runs from a conductor path/conductor layer directly to the barrier contact layer of the corresponding connection of the component.

Claims (18)

1. A method for producing a printed circuit board structure comprising:

embedding a component having at least one connection and connection area within a printed circuit board wherein the at least one connection has a contact layer, an adhesion layer disposed on the contact layer, and an outer barrier layer disposed on the adhesion layer;

producing at least one via from a conductor path in an outer conductor layer, to the at least one connection of the component whereby the at least one via is produced by;

producing at least one opening in the outer conductor layer, in which the at least one opening extends to the outer barrier layer of the at least one connection;

chemically cleaning the at least one opening whereby a thickness of the outer barrier layer is reduced; and

contacting the component embedded in the printed circuit board with a conductor segment by way of the at least one via.

2. The method of claim 1 , wherein the printed circuit board structure further comprises a least one insulation layer and at least one conductor layer, and wherein the component has at least two connections, each of the at least two connections comprising a contact layer and an adhesion layer disposed on the contact layer and an outer barrier layer, wherein the outer barrier layer is disposed on an outer surface of the adhesion layer, and having at least two openings wherein the at least two openings are produced in areas of the at least two connections.

3. The method of claim 2 , wherein the adhesion layer of each of the at least two connections is selected from the group of titanium, titanium-tungsten, and chromium.

4. The method of claim 2 , further comprising applying a mask to the at least one side of the printed circuit board structure in areas that are not to be copper-plated;

applying at least one conductor layer of electrolytic copper-plating to portions not covered by the mask; and

removing the mask.

5. The method of claim 1 , further comprising forming a currentless copper-plating on at least one side of the printed circuit board structure to form a copper layer on an outer surface and in the at least one opening of the outer conductor layer.

6. The method of claim 1 , characterized in that the at least one opening is produced by laser cutting.

7. The method of claim 1 , wherein a material of the outer barrier layer is selected from a group consisting of: nickel, nickel-vanadium, platinum, and cobalt.

8. The method of claim 1 , wherein the at least one via comprises a copper layer disposed in the at least one via.

9. The method of claim 1 , wherein the component is a power component.

10. The method of claim 9 , wherein the power component is an IGBT-Chip/MOSFET.

11. The method of claim 9 , wherein the component is a power diode.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2021
From: STAHR, JOHANNES; MORIANZ, MIKE
To: AT&S AUSTRIA TECHNOLOGIE & SYSTEMTECHNIK AKTIENGESELLSCHAFT
Reel/Frame 057743/0902 →
ABL PATENT AGREEMENT Recorded Jun 5, 2019
From: MOMENTIVE PERFORMANCE MATERIALS INC.; MOMENTIVE PERFORMANCE MATERIALS GMBH
To: CITIBANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 049388/0252 →