IP Library Granted Patent US 11,126,248
Granted Patent B2
US 11,126,248 · App. 16/451,368 · Granted Sep 21, 2021

Data storage device detecting supply current limit

Inventors: Robert P. Ryan (Mission Viejo, CA); Brian Johnson (Laguna Hills, CA); Ryan Mayo (Aliso Viejo, CA); Shrey Khanna (San Jose, CA)
Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
G06F1/3268G11B5/5547G11C16/30G06F3/0617G06F3/0674H02H3/087
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,126,248
App. No.
16/451,368
Granted
Sep 21, 2021
Kind
B2
Abstract

A data storage device is disclosed comprising a storage medium, an input configured to receive a supply voltage from a voltage source, and control circuitry powered by the supply voltage. The control circuitry is configured to adjust a load of the data storage device, detect a load voltage at the adjusted load, detect a load current at the adjusted load, process the detected load voltage and the detected load current to detect a current limit of the voltage source, and configure the data storage device in response to the detected current limit of the voltage source.

Claims (52)

1. A data storage device comprising:

a non-transitory machine readable storage medium;

an input configured to receive a supply voltage from a voltage source; and

control circuitry powered by the supply voltage, wherein the control circuitry is configured to:

adjust a load of the data storage device;

detect a load voltage at the adjusted load;

detect a load current at the adjusted load;

process the detected load voltage and the detected load current to detect a current limit of the voltage source; and

configure the data storage device in response to the detected current limit of the voltage source.

2. The data storage device as recited in claim 1 , wherein the control circuitry is further configured to:

detect a resistance of the voltage source based on the detected load voltage and the detected load current; and

detect the current limit of the voltage source in response to the detected resistance.

3. The data storage device as recited in claim 1 , wherein the control circuitry is further configured to detect the current limit of the voltage source when a slope polarity of the detected load voltage matches a slope polarity of the detected load current during at least part of a transient load condition.

4. The data storage device as recited in claim 1 , wherein the non-transitory machine readable storage medium comprises a disk accessed using a head, and the control circuitry is further configured to adjust a seek profile for seeking the head over the disk in response to the detected current limit of the voltage source.

5. The data storage device as recited in claim 4 , wherein the control circuitry is further configured to adjust the seek profile by decreasing an acceleration of the seek profile.

6. The data storage device as recited in claim 4 , wherein the control circuitry is further configured to adjust the seek profile by increasing a delay of the seek profile.

7. The data storage device as recited in claim 1 , wherein the non-transitory machine readable storage medium comprises a non-volatile semiconductor memory (NVSM) and the control circuitry is further configured to configure an access throttling of the NVSM in response to the detected current limit of the voltage source.

8. A data storage device comprising:

a non-transitory machine readable storage medium;

an input configured to receive a supply voltage from a voltage source; and

control circuitry powered by the supply voltage, wherein the control circuitry is configured to:

detect a current limit of the voltage source caused by a load condition while accessing the non-transitory machine readable storage medium; and

configure the data storage device to reduce the load condition in response to the detected current limit of the voltage source.

9. The data storage device as recited in claim 8 , wherein the control circuitry is further configured to:

adjust a load of the data storage device,

detect a load voltage at the adjusted load;

detect a load current at the adjusted load;

detect a resistance of the voltage source based on the detected load voltage and the detected load current; and

detect the current limit of the voltage source in response to the detected resistance.

10. The data storage device as recited in claim 8 , wherein the control circuitry is further configured to:

adjust a load of the data storage device,

detect a load voltage at the adjusted load;

detect a load current at the adjusted load; and

detect the current limit of the voltage source when a slope polarity of the detected load voltage matches a slope polarity of the detected load current during at least part of the load condition.

11. The data storage device as recited in claim 8 , wherein the non-transitory machine readable storage medium comprises a disk accessed using a head, and the control circuitry is further configured to adjust a seek profile for seeking the head over the disk in order to reduce the load condition in response to the detected current limit of the voltage source.

12. The data storage device as recited in claim 11 , wherein the control circuitry is further configured to adjust the seek profile by decreasing an acceleration of the seek profile.

13. The data storage device as recited in claim 11 , wherein the control circuitry is further configured to adjust the seek profile by increasing a delay of the seek profile.

14. The data storage device as recited in claim 8 , wherein the non-transitory machine readable storage medium comprises a non-volatile semiconductor memory (NVSM), and the control circuitry is further configured to increase an access throttling of the NVSM in order to reduce the load condition in response to the detected current limit of the voltage source.

15. A data storage device comprising:

a non-transitory machine readable storage medium;

an input configured to receive a supply voltage from a voltage source;

a means for detecting a current limit of the supply voltage; and

a means for configuring the data storage device in response to the detected current limit of the supply voltage.

16. The data storage device as recited in claim 15 , further comprising:

a means for adjusting a load of the data storage device;

a means for detecting a load voltage at the adjusted load; and

a means for detecting a load current at the adjusted load;

wherein the means for detecting the current limit of the supply voltage comprises a means for detecting when a slope polarity of the detected load voltage matches a slope polarity of the detected load current.

17. The data storage device as recited in claim 15 , wherein the non-transitory machine readable storage medium comprises a disk accessed using a head, and the means for configuring the data storage device comprises a means for adjusting a seek profile for seeking the head over the disk in response to the detected current limit of the supply voltage.

18. The data storage device as recited in claim 17 , wherein the means for adjusting the seek profile comprises a means for decreasing an acceleration of the seek profile.

19. The data storage device as recited in claim 17 , wherein the means for adjusting the seek profile comprises a means for increasing a delay of the seek profile.

20. The data storage device as recited in claim 15 , wherein the non-transitory machine readable storage medium comprises a non-volatile semiconductor memory (NVSM), and the means for configuring the data storage device comprises a means for increasing an access throttling of the NVSM in response to the detected current limit of the voltage source.

Assignments (5)
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2019
From: RYAN, ROBERT P.; JOHNSON, BRIAN; MAYO, RYAN; KHANNA, SHREY
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 049578/0030 →
Continuity (1)
Related Publication 20200409445A1 · Dec 31, 2020