IP Library Granted Patent US 11,217,718
Granted Patent B2
US 11,217,718 · App. 16/740,816 · Granted Jan 4, 2022

Photodetector with a buried layer

Inventors: Bryan Cadugan (Bedford, NH); Harianto Wong (Southborough, MA); William P. Taylor (Amherst, NH)
Assignee: Allegro MicroSystems, LLC
H01L31/102H01L31/022408H01L31/1804H01L31/1844
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,217,718
App. No.
16/740,816
Granted
Jan 4, 2022
Kind
B2
Abstract

According to an embodiment of the present disclosure, a photodetector device can include a substrate layer; a bottom contacting layer disposed over a surface of the substrate layer and having a first contacting region and a second contacting region, the bottom contacting layer providing a low resistance path between the first and second contacting regions; an insulating layer disposed over a surface of the bottom contacting layer; an intrinsic region disposed within the insulating layer, the intrinsic region in electrical contact with the first contacting region of the bottom contacting layer, the intrinsic region comprising a low band-gap material; a metal contact disposed within the insulating layer and in electrical contact with the second contacting region of the bottom contacting layer; an anode in electrical contact with the intrinsic region; and a cathode in electrical contact with the metal contact.

Claims (47)

1. A photodetector device comprising:

a substrate layer;

an n-type buried layer (NBL) implanted into the substrate layer;

a bottom contacting layer disposed over a surface of the substrate layer and having a first contacting region and a second contacting region, the bottom contacting layer providing a low resistance path between the first and second contacting regions, the bottom contacting layer having:

an epitaxial (EPI) layer disposed over the surface of the substrate layer and a surface of the NBL,

a first plug implanted into the EPI layer, the first plug in electrical contact with the NBL, the first plug corresponding to the first contacting region, and

a second plug implanted into the EPI layer, the second plug in electrical contact with the NBL, the second plug corresponding to the second contacting region;

an insulating layer disposed over a surface of the bottom contacting layer;

an intrinsic region disposed within the insulating layer, the intrinsic region in electrical contact with the first contacting region of the bottom contacting layer, the intrinsic region comprising a low band-gap material;

a metal contact disposed within the insulating layer and in electrical contact with the second contacting region of the bottom contacting layer;

an anode in electrical contact with the intrinsic region; and

a cathode in electrical contact with the metal contact.

2. The device of claim 1 , wherein the low band-gap material comprises Germanium (Ge), Silicon-Germanium (SiGe), or Indium Gallium Arsinide (InGaAs).

3. The device of claim 1 , wherein the insulating layer comprises an oxide.

4. The device of claim 1 , wherein the intrinsic region is formed within an etched cavity of the insulating layer, the device comprising a seed layer disposed over one or more surfaces of the etched cavity.

5. The device of claim 4 , wherein the seed layer has a crystalline structure compatible with the low band-gap material.

6. The device of claim 1 , comprising:

an encapsulating layer disposed over a surface of the insulating layer;

a first plug disposed within the encapsulating layer and providing electrical contact between the anode and the intrinsic region;

a second plug disposed within the encapsulating layer and providing electrical contact between the cathode and the meta contact.

7. The device of claim 6 , wherein the first and second plugs comprise Tungsten (W).

8. The device of claim 1 , wherein the anode entirely covers a surface of the intrinsic region.

9. The device of claim 1 , wherein the anode partially covers a surface of the intrinsic region.

10. The device of claim 1 , wherein the first and send plugs comprise a doped N-type material.

11. A method for forming a photodetector device, the method comprising:

implanting an n-type buried layer (NBL) into a substrate layer;

forming a bottom contacting layer over a surface of the substrate layer, the bottom contacting region having a first contacting region and a second contacting region, the bottom contacting layer providing a low resistance path between the first and second contacting regions, the forming of the bottom contacting layer including:

forming an epitaxial (EPI) layer over the surface of the substrate layer and a surface of the NBL;

implanting a first plug into the EPI layer, the first plug in electrical contact with the NBL, the first plug corresponding to the first contacting region; and

implanting a second plug into the EPI layer, the second plug in electrical contact with the NBL, the second plug corresponding to the second contacting region;

depositing an insulating layer over a surface of the bottom contacting layer;

etching a cavity within the insulating layer;

depositing a low band-gap material in the etched cavity of the insulating layer to form an intrinsic region, the intrinsic region in electrical contact with the first contacting region of the bottom contacting layer;

forming a metal contact in the insulating layer, the metal contact in electrical contact with the second contacting region of the bottom contacting layer;

forming an anode to be in electrical contact with the intrinsic region, wherein the anode is offset from the intrinsic region such that at least a portion of the intrinsic region is not covered by the anode; and

forming a cathode to be in electrical contact with thy: metal contact.

12. The method of claim 11 , wherein the low band-gap material comprises Germanium (Ge), Silicon-Germanium (SiGe), or Indium Gallium Arsinide (InGaAs).

13. The method of claim 11 , wherein the insulating layer comprises an oxide.

14. The method of claim 11 , comprising depositing a seed layer over one or more surfaces of the etched region of the insulating layer before depositing a low band-gap material.

15. The method of claim 14 , wherein the seed layer has a crystalline structure compatible with the low band-gap material.

16. The method of claim 11 , comprising:

forming an encapsulating layer over a surface of the insulating layer;

forming a first plug in the encapsulating layer to provide electrical contact between the anode and the intrinsic region;

forming a second plug in the encapsulating layer to provide electrical contact between the cathode and the metal contact.

17. The method of claim 16 , wherein the first and second plugs comprise Tungsten (W).

18. The device of claim 1 , wherein the anode is offset from the intrinsic region such that at least a portion of the intrinsic region is not covered by the anode.

19. The method of claim 11 , wherein the anode is offset from the intrinsic region such that at least a portion of the intrinsic region is not covered by the anode.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS AT REEL 053957/FRAME 0874 Recorded Nov 1, 2023
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 065420/0572 →
RELEASE OF SECURITY INTEREST IN PATENTS (R/F 053957/0620) Recorded Jun 22, 2023
From: MIZUHO BANK, LTD., AS COLLATERAL AGENT
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 064068/0360 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2023
From: ALLEGRO MICROSYSTEMS, LLC
To: MORGAN STANLEY SENIOR FUNDING, INC., AS THE COLLATERAL AGENT
Reel/Frame 064068/0459 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2020
From: ALLEGRO MICROSYSTEMS, LLC
To: MIZUHO BANK LTD., AS COLLATERAL AGENT
Reel/Frame 053957/0620 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2020
From: ALLEGRO MICROSYSTEMS, LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 053957/0874 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 15, 2020
From: CADUGAN, BRYAN; WONG, HARIANTO; TAYLOR, WILLIAM P.
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 051522/0662 →
Continuity (2)
Continuation In Part 16272005 · Feb 11, 2019
Related Publication 20200259033A1 · Aug 13, 2020
Cited By (1)
US 12,557,561