IP Library Granted Patent US 11,204,669
Granted Patent B2
US 11,204,669 · App. 16/755,447 · Granted Dec 21, 2021

Controlling a voltage of a display panel

Inventor: Shinobu Nohtomi (Tokyo, JP)
Assignee: OMNIVISION TDDI ONTARIO LIMITED PARTNERSHIP
G06F3/044G06F3/0412G09G3/34G09G2310/0272
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,204,669
App. No.
16/755,447
Granted
Dec 21, 2021
Kind
B2
Abstract

A display device comprises: a display panel comprising a plurality of pixel regions each comprising one or more pixels; a plurality of receiver electrodes respectively associated with the plurality of pixel regions and configured to supply a VCOM voltage; and data write lines configured to transmit data write signals for writing display data into the plurality of pixel regions. One or more but not all of the plurality of receiver electrodes fail to supply the VCOM voltage, while the display data are being written into one or more but not all of the plurality of pixel regions.

Claims (31)

1. A display device comprising:

a display panel comprising a plurality of pixel regions each comprising one or more pixels;

a plurality of receiver electrodes respectively associated with the plurality of pixel regions and configured to supply a VCOM voltage; and

data write lines configured to transmit data write signals to write display data into the plurality of pixel regions,

wherein, during a period overlapping with when the display data is written into one or more but not all of the plurality of pixel regions, a first receiver electrode of the plurality of receiver electrodes supplies the VCOM voltage and a second receiver electrode of the plurality of receiver electrodes simultaneously does not supply the VCOM voltage.

2. The display device, according to claim 1 , wherein the first receiver electrode of the plurality of receiver electrodes is associated with a first pixel region of the plurality of pixel regions written with the display data.

3. The display device according to claim 2 , wherein a third receiver electrode of the plurality of receiver electrodes is associated with a second pixel region of the plurality of pixel regions, the third receiver electrode supplies the VCOM voltage until writing of the display data into the first pixel region is completed, wherein the display data is written into the second pixel region before the display data is written in to the first pixel region.

4. The display device according to claim 1 , wherein during the period overlapping with when the display data is written into one or more but not all of the plurality of pixel regions, a third receiver electrode of the plurality of receiver electrodes supplies the VCOM voltage.

5. The display device according to claim 1 further comprising:

a plurality of switches, each switch of the plurality of switches associated with a respective one of the plurality of receiver electrodes, the plurality of switches are configured to control the supply of the VCOM voltage from the plurality of receiver electrodes.

6. The display device according to claim 1 further comprising a plurality of tiles, each of the plurality of tiles comprising one or more pixel regions of the plurality of pixel regions, and wherein the display data is sequentially written into the plurality of tiles.

7. The display device according to claim 6 further comprising:

a plurality of switches configured to control the supply of the VCOM voltage to the plurality of tiles.

8. The display device according to claim 7 , wherein the plurality of switches is configured to sequentially control the supply the VCOM voltage to the plurality of tiles.

9. The display device according to claim 1 further comprising an integrated circuit (IC), wherein the IC comprises the plurality of receiver electrodes.

10. The display device according to claim 1 , wherein the display panel comprises the plurality of receiver electrodes.

11. The display device according to claim 1 , wherein the one or more of the plurality of receiver electrodes are set to high-impedance or the one or more of the plurality of receiver electrodes are connected to ground.

12. A method of controlling a voltage supplied to a plurality of pixel regions of a display panel of a display device, the method comprising:

transmitting, via display write lines of the display panel, data write signals for writing display data into one or more but not all of the plurality of pixel regions; and

supplying, during a period overlapping with when the display data is written into the one or more of the plurality of pixel regions, a VCOM voltage with a first receiver electrode of a plurality of receiver electrodes, and simultaneously not supplying the VCOM voltage with a second receiver electrode of the plurality of receiver electrodes.

13. The method according to claim 12 , wherein the VCOM voltage is supplied to a first pixel region of the plurality of pixel regions into which the display data is being written from the first receiver electrode associated with the first pixel region.

14. The method according to claim 12 , wherein the display data is sequentially written into the plurality of pixel regions.

15. The method according to claim 12 further comprising controlling, via a plurality of switches of the display device, the supply of the VCOM voltage, the plurality of switches are associated with the plurality of receiver electrodes.

16. A display driver comprising:

a plurality of receiver electrodes respectively associated with a plurality of pixel regions, and configured to supply a VCOM voltage, wherein each of the plurality of pixel regions comprises one or more pixels of a display panel of a display device,

wherein data write signals for writing display data into the plurality of pixel regions are supplied to one or more but not all of the plurality of pixel regions, and

wherein, during a period overlapping with when the display data is written into the one or more of the plurality of pixel regions, a first receiver electrode of the plurality of receiver electrodes supplies the VCOM voltage, and a second receiver electrode of the plurality of receiver electrodes simultaneously does not supply the VCOM voltage.

17. The display driver according to claim 16 , wherein the first receiver electrode is associated with a first pixel region of the plurality of pixel regions into which the display data are being written.

18. The display driver according to claim 17 , wherein a third receiver electrode of the plurality of receiver electrodes is associated with a second pixel region of the plurality of pixel regions and supplies the VCOM voltage until writing of the display data into the first pixel region is completed, wherein the display data is written into the second pixel region before the display data is written in to the first pixel region.

19. The display driver according to claim 16 , wherein the supply of the VCOM voltage is controlled via a plurality of switches of the display device, each of the plurality of switches is associated with a respective one of the plurality of receiver electrodes.

20. The display driver according to claim 16 , wherein the display device further comprises a plurality of tiles, each of the plurality of tiles comprising one or more pixel regions of the plurality of pixel regions, and wherein the display data is sequentially written into the plurality of tiles.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2021
From: CREATIVE LEGEND SEMICONDUCTOR (HONG KONG) LIMITED
To: OMNIVISION TDDI ONTARIO LIMITED PARTNERSHIP
Reel/Frame 058035/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 21, 2020
From: NOHTOMI, SHINOBU
To: SYNAPTICS INCORPORATED
Reel/Frame 052742/0247 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 21, 2020
From: SYNAPTICS INCORPORATED
To: CREATIVE LEGEND SEMICONDUCTOR (HONG KONG) LIMITED
Reel/Frame 052457/0740 →
Priority Claims (2)
JP JP2017-203010 · Oct 19, 2017 · national
JP JP2018-028334 · Feb 20, 2018 · national
Continuity (1)
Related Publication 20200241666A1 · Jul 30, 2020