IP Library Granted Patent US 10,891,979
Granted Patent B1
US 10,891,979 · App. 16/851,510 · Granted Jan 12, 2021

Data storage device calibrating bias for fine actuators

Inventors: Robert P. Ryan (Mission Viejo, CA); Shrey Khanna (San Jose, CA)
Assignee: Western Digital Technologies, Inc.
G11B5/556G11B5/5534G11B5/5565G11B5/5578G11B5/5926G11B5/59627
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,891,979
App. No.
16/851,510
Granted
Jan 12, 2021
Kind
B1
Abstract

A data storage device is disclosed comprising a coarse actuator configured to actuate a first head over a first disk surface and a second head over a second disk surface. A first fine actuator is configured to actuate the first head over the first disk surface, and a second fine actuator is configured to actuate the second head over the second disk surface. A first bias signal is calibrated for the first fine actuator, and a second bias signal is calibrated for the second fine actuator. The first fine actuator is controlled based on the first bias signal and the second fine actuator is controlled based on the second bias signal in order to concurrently access the first disk surface and the second disk surface.

Claims (81)

1. A data storage device comprising:

a first disk surface;

a first head;

a second disk surface;

a second head;

a coarse actuator configured to actuate the first head over the first disk surface and the second head over the second disk surface;

a first fine actuator configured to actuate the first head over the first disk surface;

a second fine actuator configured to actuate the second head over the second disk surface; and

control circuitry configured to:

calibrate a first bias signal for the first fine actuator;

calibrate a second bias signal for the second fine actuator; and

control the first fine actuator based on the first bias signal and control the second fine actuator based on the second bias signal in order to concurrently access the first disk surface and the second disk surface.

2. The data storage device as recited in claim 1 , wherein the control circuitry is further configured to:

generate a first compensation signal for the first fine actuator based on a measured position of the first head over the first disk surface;

generate a second compensation signal for the second fine actuator based on a measured position of the second head over the second disk surface;

generate a first control signal based on the first compensation signal and the first bias signal;

generate a second control signal based on the second compensation signal and the second bias signal; and

control the first fine actuator based on the first control signal and control the second fine actuator based on the second control signal in order to concurrently access the first disk surface and the second disk surface.

3. The data storage device as recited in claim 1 , wherein the control circuitry is further configured to:

measure a radial offset of the first head and the second head; and

calibrate the first bias signal and the second bias signal based on the measured radial offset.

4. The data storage device as recited in claim 1 , wherein:

the first bias signal causes a first displacement of the first fine actuator relative to a neutral position of the coarse actuator during the concurrent access; and

the second bias signal causes a second displacement of the second fine actuator relative to the neutral position of the coarse actuator during the concurrent access.

5. The data storage device as recited in claim 4 , wherein the first displacement is substantially equal to the second displacement.

6. The data storage device as recited in claim 4 , wherein the control circuitry is further configured to:

measure a first stroke of the first fine actuator and measure a second stroke of the second fine actuator; and

calibrate the first bias signal and the second bias signal based on the measured strokes.

7. The data storage device as recited in claim 6 , wherein when the first stroke is greater than the second stroke, the first bias signal is configured to be greater than the second bias signal.

8. The data storage device as recited in claim 1 , wherein the control circuitry is further configured to:

measure a first stroke of the first fine actuator and measure a second stroke of the second fine actuator; and

calibrate the first bias signal and the second bias signal based on the measured strokes.

9. The data storage device as recited in claim 1 , wherein the control circuitry is further configured to:

calibrate the first bias signal and the second bias signal for a plurality of different temperatures;

measure a temperature associated with the concurrent access; and

execute the concurrent access using a temperature compensated first and second bias signal.

10. The data storage device as recited in claim 9 , wherein the temperature compensated first and second bias signal compensate for a temperature dependent variation of a radial offset of the first and second head.

11. The data storage device as recited in claim 9 , wherein the temperature compensated first and second bias signal compensate for a temperature dependent variation of a stroke of the first and second fine actuator.

12. A data storage device comprising:

a first disk surface;

a first head;

a second disk surface;

a second head;

a coarse actuator configured to actuate the first head over the first disk surface and the second head over the second disk surface;

a first fine actuator configured to actuate the first head over the first disk surface;

a second fine actuator configured to actuate the second head over the second disk surface; and

control circuitry configured to execute a concurrent access operation of the first disk surface and the second disk surface by at least:

generating a first compensation signal for the first fine actuator based on a measured position of the first head over the first disk surface;

generating a second compensation signal for the second fine actuator based on a measured position of the second head over the second disk surface;

generating a first control signal based on the first compensation signal and a first bias signal;

generating a second control signal based on the second compensation signal and a second bias signal; and

control the first fine actuator based on the first control signal and control the second fine actuator based on the second control signal in order to concurrently access the first disk surface and the second disk surface.

13. The data storage device as recited in claim 12 , wherein the control circuitry is further configured to:

measure a radial offset of the first head and the second head; and

calibrate the first bias signal and the second bias signal based on the measured radial offset.

14. The data storage device as recited in claim 12 , wherein:

the first bias signal causes a first displacement of the first fine actuator relative to a neutral position of the coarse actuator during the concurrent access; and

the second bias signal causes a second displacement of the second fine actuator relative to the neutral position of the coarse actuator during the concurrent access.

15. The data storage device as recited in claim 14 , wherein the first displacement is substantially equal to the second displacement.

16. The data storage device as recited in claim 14 , wherein the control circuitry is further configured to:

measure a first stroke of the first fine actuator and measure a second stroke of the second fine actuator; and

calibrate the first bias signal and the second bias signal based on the measured strokes.

17. The data storage device as recited in claim 16 , wherein when the first stroke is greater than the second stroke, the first bias signal is configured to be greater than the second bias signal.

18. The data storage device as recited in claim 12 , wherein the control circuitry is further configured to:

measure a first stroke of the first fine actuator and measure a second stroke of the second fine actuator; and

calibrate the first bias signal and the second bias signal based on the measured strokes.

19. The data storage device as recited in claim 12 , wherein the control circuitry is further configured to:

calibrate the first bias signal and the second bias signal for a plurality of different temperatures;

measure a temperature associated with the concurrent access; and

execute the concurrent access using a temperature compensated first and second bias signal.

20. A data storage device comprising:

a first disk surface;

a first head;

a second disk surface;

a second head;

a coarse actuator configured to actuate the first head over the first disk surface and the second head over the second disk surface;

a first fine actuator configured to actuate the first head over the first disk surface;

a second fine actuator configured to actuate the second head over the second disk surface;

a means for calibrating a first bias signal for the first fine actuator;

a means for calibrating a second bias signal for the second fine actuator; and

a means for controlling the first fine actuator based on the first bias signal and control the second fine actuator based on the second bias signal in order to concurrently access the first disk surface and the second disk surface.

Assignments (5)
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 053482 FRAME 0453 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058966/0279 →
SECURITY INTEREST Recorded May 14, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 053482/0453 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 17, 2020
From: RYAN, ROBERT P.; KHANNA, SHREY
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 052434/0519 →
Cited By (2)
US 12,389,800 US 12,417,783