IP Library Granted Patent US 11,573,619
Granted Patent B2
US 11,573,619 · App. 17/123,471 · Granted Feb 7, 2023

Information processing apparatus and method

Inventors: Atsunobu Nakamura (Kanagawa, JP); Akinori Uchino (Kanagawa, JP); Hiroki Oda (Kanagawa, JP); Hajime Yoshizawa (Kanagawa, JP)
Assignee: Lenovo (Singapore) Pte. Ltd.
G06F1/3228G06F1/203G06F1/329G06F1/3296G06F11/3062
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,573,619
App. No.
17/123,471
Granted
Feb 7, 2023
Kind
B2
Abstract

An information processing apparatus that detects processing to be executed by a processor includes: a display that displays a status of the processing to be executed by the processor; and a switching controller that switches between a first adjustment mode and a second adjustment mode in association with predetermined processing to be executed without displaying the execution status on the display. The first adjustment mode sets, as a target for selection, a first selection range including a plurality of processing power classes classified according to the magnitude of the processing power. The second adjustment mode sets, as a target for selection, a second selection range in which a first processing power class related to relatively high processing power is excluded from among the first processing power class, a second processing power class, and a third processing power class of the first selection range.

Claims (20)

1. A computing device comprising:

a memory; and

a processor that executes code stored on the memory to execute an operation system (OS) and run a plurality of background tasks on the OS, wherein

the processor operates according to a plurality of processing power classes that each include a processing power limit, where a first processing power class of the plurality of processing power classes has the highest processing power limit,

the processor further executes code stored on the memory to:

in response to an event trigger, enter an auto power mode that operates the processor according to one of the plurality of processing power classes, including the first processing power class,

determine, while in the auto power mode, whether a predetermined background task is running among the plurality of background tasks, and

upon determining that the predetermined background task is running, enter a restricted auto power mode that operates the processor according to one of the plurality of processing power classes, excluding the first processing power class,

the processor enters the restricted auto power mode based on:

target task information that identifies the predetermined background task among the plurality of background tasks, and

execution state information that indicates an execution state of the processor,

when a utilization rate of the processor related to the predetermined background task is less than a predetermined threshold value, the processor does not take the utilization rate as a requirement for entering the restricted auto power mode, and

when the processor detects a state that includes a condition for executing the predetermined background task with a limited throughput of the processor, the processor determines, based on a throughput of the predetermined background task, whether the condition for executing the predetermined background task with a limited throughput is met.

2. The computing device of claim 1 , wherein

the predetermined background task does not generate an information display screen on a display of the computing device.

3. The computing device of claim 2 , wherein

the predetermined background task includes a second program related to a first program that displays the information display screen on the display, and

the second program is executed independently of the first program.

4. The computing device of claim 1 , wherein

the predetermined background task includes a process executed independently of a related application program under an operating condition defined by the application program.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2025
From: LENOVO PC INTERNATIONAL LIMITED
To: LENOVO SWITZERLAND INTERNATIONAL GMBH
Reel/Frame 070269/0092 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 19, 2025
From: LENOVO (SINGAPORE) PTE LTD.
To: LENOVO PC INTERNATIONAL LIMITED
Reel/Frame 070266/0906 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2020
From: NAKAMURA, ATSUNOBU; UCHINO, AKINORI; ODA, HIROKI; YOSHIZAWA, HAJIME
To: LENOVO (SINGAPORE) PTE. LTD.
Reel/Frame 054682/0478 →
Priority Claims (1)
JP JP2020-142022 · Aug 25, 2020 · national
Continuity (1)
Related Publication 20220066530A1 · Mar 3, 2022