IP Library Granted Patent US 12,047,480
Granted Patent B2
US 12,047,480 · App. 18/125,857 · Granted Jul 23, 2024

EtherCAT device

Inventors: William Mahany (West Islip, NY); Ian Saturley (Warwickshire, GB); Lakshmi Narasimhan (Chennai, IN); Riyas Kattukandan (Kerala, IN); Ramya Kuppusamy (Karnataka, IN); Robert Zakowicz (Chandler, AZ)
Assignee: Microchip Technology Incorporated
H04L69/22G06F9/4418H04J3/0658H04L12/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,047,480
App. No.
18/125,857
Granted
Jul 23, 2024
Kind
B2
Abstract

An EtherCAT device is disclosed. The EtherCAT device comprises a data input port to receive a signal representing data, the signal representing one of a plurality of possible logical values; and a degradation calculation circuit. The degradation calculation circuit is to read, demodulate, and convert the received signal into a digital domain representation; process the digital domain representation into slices, where the value of the received signal at a respective time is represented in a respective one of the slices; determine differences between the respective slices and reference slices; identify an intended logical value of the received signal responsive to the determined differences; determine a quantification of error at the respective time responsive to the identified logical value and the determined differences; and determine a signal quality index responsive to the determined quantification of error.

Claims (27)

1. An EtherCAT device comprising:

a data input port to receive a signal representing data, the signal representing one of a plurality of possible discrete logical values; and

a degradation calculation circuit to:

read, demodulate, and convert the received signal into a digital domain representation;

process the digital domain representation into slices, where the value of the received signal at a respective time is represented in a respective one of the slices;

determine differences between the respective slices and reference slices;

identify an intended discrete logical value of the received signal responsive to the determined differences;

determine a quantification of error at the respective time responsive to the identified discrete logical value and the determined differences; and

determine a signal quality index responsive to the determined quantification of error.

2. The EtherCAT device of claim 1 , wherein the degradation circuit to normalize the digital domain representation across a given range.

3. The EtherCAT device of claim 1 , wherein the degradation circuit to determine the quantification of error at the respective time using a mean-squared-error calculation.

4. The EtherCAT device of claim 1 , wherein the degradation circuit, using the determined quantification of error, to determine SQI characterizations of the data.

5. The EtherCAT device of claim 4 , wherein the degradation circuit to determine the SQI characterizations of the data from a look-up table.

6. The EtherCAT device of claim 4 , wherein the degradation circuit to provide an alert or a corrective action if, based upon the SQI characterizations, a quality of the received data is sufficiently poor.

7. A method, comprising:

receiving a signal representing data, the signal representing one of a plurality of possible discrete logical values;

reading, demodulating, and converting the received signal into a digital domain representation;

processing the digital domain representation into slices, where the value of the received signal at a respective time is represented in a respective one of the slices;

determining differences between the respective slices and reference slices;

identifying an intended discrete logical value of the received signal responsive to the determined differences;

determining a quantification of error at the respective time responsive to the identified discrete logical value and the determined differences; and

determining a signal quality index responsive to the determined quantification of error.

8. The method of claim 7 , comprising normalizing the digital domain representation across a given range.

9. The method of claim 7 , comprising determining the quantification of error at the respective time using a mean-squared-error calculation.

10. The method of claim 7 , comprising, using the determined quantification of error, determining SQI characterizations of the data.

11. The method of claim 10 , comprising determining the SQI characterizations of the data from a look-up table.

12. The method of claim 10 , comprising providing an alert or a corrective action if, based upon the SQI characterizations, a quality of the received data is sufficiently poor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 24, 2023
From: MAHANY, WILLIAM; SATURLEY, IAN; NARASIMHAN, LAKSHMI; KATTUKANDAN, RIYAS; KUPPUSAMY, RAMYA; ZAKOWICZ, ROBERT
To: MICROCHIP TECHNOLOGY INCORPORATED
Reel/Frame 063164/0691 →
Priority Claims (1)
IN 201911043952 · Oct 30, 2019 · national
Continuity (2)
Division 17030439 · Sep 24, 2020
Related Publication 20230231938A1 · Jul 20, 2023