Patent Assignment

Assignment of Assignor's Interest

View PDF Order Certified Copy

Method for Sharing Configuration Data for High Logic Density on Chip

Adding or Subtracting Inputs Using a Carry Signal with a Fixed Value of Logic 0

Method and Device for Configuration of Plds

Interconnect Structure Enabling Indirect Routing in Programmable Logic

Technology Mapping for Programmable Logic Devices Using Replicating Logic and Parallel Computations

Mapping of Programmable Logic Devices

Fpga Having a Direct Routing Structure