Patent Assignment
Reel/Frame 049442/0332
MERGER AND CHANGE OF NAME
Recorded: 2019-06-09
Received: 2019-06-09
Pages: 466
Assignee
FACEBOOK TECHNOLOGIES, LLC
1601 WILLOW ROAD, MENLO PARK, CA, 94025, UNITED STATES
Covered Applications
(68)
SENSOR ACTUATION BASED ON SENSOR DATA AND COVERAGE INFORMATION RELATING TO IMAGING RANGE OF EACH SENSOR
App. No. 16/438,628
→
VARIOUS METHODS AND APPARATUS FOR CONFIGURABLE MAPPING OF ADDRESS REGIONS ONTO ONE OR MORE AGGREGATE TARGETS
App. No. 15/359,895
→
CREDIT FLOW CONTROL SCHEME IN A ROUTER WITH FLEXIBLE LINK WIDTHS UTILIZING MINIMAL STORAGE
App. No. 14/265,037
→
INTELLIGENT POWER CONTROLLER
App. No. 13/953,678
→
SYNCHRONIZER WITH A TIMING CLOSURE ENHANCEMENT
App. No. 13/490,729
→
VARIOUS METHODS AND APPARATUS FOR A MEMORY SCHEDULER WITH AN ARBITER
App. No. 13/479,578
→
APPARATUS AND METHODS FOR AN INTERCONNECT POWER MANAGER
App. No. 13/434,605
→
METHODS AND APPARATUS FOR VIRTUALIZATION IN AN INTEGRATED CIRCUIT
App. No. 13/288,582
→
USE OF COMMON DATA FORMAT TO FACILITATE LINK WIDTH CONVERSION IN A ROUTER WITH FLEXIBLE LINK WIDTHS
App. No. 13/219,496
→
EFFICIENT HEADER GENERATION IN PACKETIZED PROTOCOLS FOR FLEXIBLE SYSTEM ON CHIP ARCHITECTURES
App. No. 13/219,370
→
CREDIT FLOW CONTROL SCHEME IN A ROUTER WITH FLEXIBLE LINK WIDTHS UTILIZING MINIMAL STORAGE
App. No. 13/219,339
→
APPARATUS AND METHODS FOR ON LAYER CONCURRENCY IN AN INTEGRATED CIRCUIT
App. No. 12/938,120
→
METHODS AND APPARATUS FOR A CONFIGURABLE PROTECTION ARCHITECTURE FOR ON-CHIP SYSTEMS
App. No. 12/874,123
→
INTELLIGENT POWER CONTROLLER
App. No. 12/873,013
→
APPARATUS AND METHODS TO CONCURRENTLY PERFORM PER-THREAD AS WELL AS PER-TAG MEMORY ACCESS SCHEDULING WITHIN A THREAD AND ACROSS TWO OR MORE THREADS
App. No. 12/852,355
→
VARIOUS METHODS AND APPARATUSES FOR ESTIMATING CHARACTERISTICS OF AN ELECTRONIC SYSTEMS DESIGN
App. No. 12/729,509
→
METHOD AND APPARATUS FOR ESTABLISHING A QUALITY OF SERVICE MODEL
App. No. 12/706,656
→
SHARED STORAGE FOR MULTI-THREADED ORDERED QUEUES IN AN INTERCONNECT
App. No. 12/684,627
→
VARIOUS METHODS AND APPARATUS FOR ADDRESS TILING AND CHANNEL INTERLEAVING THROUGHOUT THE INTEGRATED SYSTEM
App. No. 12/573,669
→
VARIOUS METHODS AND APPARATUS FOR A MEMORY SCHEDULER WITH AN ARBITER
App. No. 12/402,707
→
VARIOUS METHODS AND APPARATUS FOR ADDRESS TILING
App. No. 12/402,704
→
METHOD AND SYSTEM TO MONITOR, DEBUG, AND ANALYZE PERFORMANCE OF AN ELECTRONIC DESIGN
App. No. 12/204,156
→
VARIOUS METHODS AND APPARATUS TO SUPPORT TRANSACTIONS WHOSE DATA ADDRESS SEQUENCE WITHIN THAT TRANSACTION CROSSES AN INTERLEAVED CHANNEL ADDRESS BOUNDARY
App. No. 12/145,052
→
VARIOUS METHODS AND APPARATUS TO SUPPORT OUTSTANDING REQUESTS TO MULTIPLE TARGETS WHILE MAINTAINING TRANSACTION ORDERING
App. No. 12/144,987
→
INTERCONNECT IMPLEMENTING INTERNAL CONTROLS
App. No. 12/144,883
→
VARIOUS METHODS AND APPARATUSES FOR CYCLE ACCURATE C-MODELS OF COMPONENTS
App. No. 12/122,988
→
METHOD AND SYSTEM FOR A DATABASE TO MONITOR AND ANALYZE PERFORMANCE OF AN ELECTRONIC DESIGN
App. No. 12/098,614
→
COMPOSING ON-CHIP INTERCONNECTS WITH CONFIGURABLE INTERFACES
App. No. 12/022,912
→
PERFORMANCE SOFTWARE INSTRUMENTATION AND ANALYSIS FOR ELECTRONIC DESIGN AUTOMATION
App. No. 11/952,416
→
COMMUNICATIONS SYSTEM AND METHOD WITH MULTILEVEL CONNECTION IDENTIFICATION
App. No. 11/881,526
→
SHARED STORAGE FOR MULTI-THREADED ORDERED QUEUES IN AN INTERCONNECT
App. No. 11/757,248
→
TRANSACTION CO-VALIDATION ACROSS ABSTRACTION LAYERS
App. No. 11/653,648
→
VARIOUS METHODS AND APPARATUSES FOR ESTIMATING CHARACTERISTICS OF AN ELECTRONIC SYSTEM'S DESIGN
App. No. 11/398,036
→
METHOD AND APPARATUS FOR A CONFIGURABLE PROTECTION ARCHITECTURE FOR ON-CHIP SYSTEMS
App. No. 11/237,038
→
Methods and apparatuses for time annotated transaction level modeling
App. No. 11/203,554
→
METHOD AND APPARATUS FOR DECOMPOSING AND VERIFYING CONFIGURABLE HARDWARE
App. No. 11/118,044
→
METHOD AND APPARATUS FOR OPTIMIZING DISTRIBUTED MULTIPLEXED BUS INTERCONNECTS
App. No. 11/096,549
→
VARIOUS METHODS AND APPARATUSES FOR WIDTH AND BURST CONVERSION
App. No. 11/077,743
→
VARIOUS METHODS AND APPARATUS FOR WIDTH AND BURST CONVERSION
App. No. 11/078,185
→
METHODS AND APPARATUSES TO MANAGE BANDWIDTH MISMATCHES BETWEEN A SENDING DEVICE AND A RECEIVING DEVICE
App. No. 10/980,505
→
METHODS AND APPARATUSES FOR GENERATING A SINGLE REQUEST FOR BLOCK TRANSACTIONS OVER A COMMUNICATION FABRIC
App. No. 10/980,844
→
METHODS AND APPARATUSES FOR DECOUPLING A REQUEST FROM ONE OR MORE SOLICITED RESPONSES
App. No. 10/980,736
→
METHOD AND APPARATUS FOR ROUND ROBIN RESOURCE ARBITRATION WITH A FAST REQUEST TO GRANT RESPONSE
App. No. 10/979,340
→
METHOD AND APPARATUS FOR SCHEDULING A RESOURCE TO MEET QUALITY-OF-SERVICE RESTRICTIONS
App. No. 10/963,271
→
WOUND TREATMENT APPARATUS HAVING A DISPLAY
App. No. 10/885,431
→
COMMUNICATIONS SYSTEM AND METHOD WITH MULTILEVEL CONNECTION IDENTIFICATION
App. No. 10/787,942
→
METHOD AND APPARATUS FOR ESTABLISHING A QUALITY OF SERVICE MODEL
App. No. 10/698,905
→
METHOD AND APPARATUS FOR CONFIGURING AN INTERCONNECT TO IMPLEMENT ARBITRATION
App. No. 10/678,380
→
VARIOUS METHODS AND APPARATUSES FOR INTERFACING OF A PROTOCOL MONITOR TO PROTOCOL CHECKERS AND FUNCTIONAL CHECKERS
App. No. 10/627,333
→
VARIOUS METHODS AND APPARATUSES FOR ARBITRATION AMONG BLOCKS OF FUNCTIONALITY
App. No. 10/418,370
→
METHOD AND APPARATUS FOR SCHEDULING REQUESTS USING ORDERED STAGES OF SCHEDULING CRITERIA
App. No. 10/409,806
→
METHOD AND APPARATUS FOR AUTOMATIC CONFIGURATION OF MULTIPLE ON-CHIP INTERCONNECTS
App. No. 10/330,591
→
METHOD AND APPARATUS FOR DECOMPOSING AND VERIFYING CONFIGURABLE HARDWARE
App. No. 10/293,734
→
METHOD AND APPARATUS FOR CONFIGURABLE ADDRESS MAPPING AND PROTECTION ARCHITECTURE AND HARDWARE FOR ON-CHIP SYSTEMS
App. No. 10/288,973
→
METHOD AND APPARATUS FOR ERROR HANDLING IN NETWORKS
App. No. 10/285,987
→
METHOD AND APPARATUS FOR SPECULATIVE RESPONSE ARBITRATION TO IMPROVE SYSTEM LATENCY
App. No. 10/286,721
→
METHOD AND APPARATUS FOR OPTIMIZING DISTRIBUTED MULTIPLEXED BUS INTERCONNECTS
App. No. 10/146,989
→
SCALABLE LOW BANDWIDTH MULTICAST HANDLING IN MIXED CORE SYSTEMS
App. No. 10/144,073
→
ON -CHIP INTER-NETWORK PERFORMANCE OPTIMIZATION USING CONFIGURABLE PERFORMANCE PARAMETERS
App. No. 10/138,772
→
COMMUNICATION SYSTEM AND METHOD WITH CONFIGURABLE POSTING POINTS
App. No. 10/138,284
→
COMPOSING ON-CHIP INTERCONNECTS WITH CONFIGURABLE INTERFACES
App. No. 10/138,946
→
METHOD AND APPARATUS FOR COMMUNICATION USING A DISTRIBUTED MULTIPLEXED BUS
App. No. 10/060,735
→
METHOD AND APPARATUS FOR SCHEDULING A RESOURCE TO MEET QUALITY-OF-SERVICE RESTRICTIONS
App. No. 09/977,602
→
METHOD AND APPARATUS FOR SCHEDULING OF REQUESTS TO DYNAMIC RANDOM ACCESS MEMORY DEVICE
App. No. 09/977,510
→
METHOD AND APPARATUS FOR SCHEDULING REQUESTS USING ORDERED STAGES OF SCHEDULING CRITERIA
App. No. 09/977,517
→
METHOD AND APPARATUS FOR SCHEDULING REQUESTS TO A RESOURCE USING A CONFIGURABLE THRESHOLD
App. No. 09/977,600
→
METHOD AND APPARATUS FOR RESPONSE MODES IN A PIPELINED ENVIRONMENT
App. No. 09/872,126
→
COMMUNICATIONS SYSTEM AND METHOD WITH NON-BLOCKING SHARED INTERFACE
App. No. 09/802,405
→