Integrated circuitry for semiconductor memory
View Patent ↗Processes are disclosed which facilitate improved high-density memory circuitry, most preferably dynamic random access memory (DRAM) circuitry. A semiconductor memory device includes i) a total of no more than 68,000,000 functional and operably addressable memory cells arranged in multiple memory arrays formed on a semiconductor die; and ii) circuitry formed on the semiconductor die permitting data to be written to and read from one or more of the memory cells, at least one of the memory arrays containing at least 100-square microns of continuous die surface area having at least 128 of the functional and operably addressable memory cells, more preferably, at least 100 square microns of continuous die surface area having at least 170 of the functional and operably addressable memory cells.
1. An integrated circuit comprising:
a semiconductor die;
a plurality of memory cells arranged in at least one array formed on the semiconductor die, each of the plurality of memory cells including at least one container-configured capacitor having a storage node including a roughened outer surface in a substantially vertical dimension with respect to the semiconductor die;
a word line formed substantially below the at least one container-configured capacitor, wherein each of the plurality of memory cells couples to the word line;
a first digit line formed substantially above the at least one container-configured capacitor, wherein each of the plurality of memory cells couples to the first digit line; and
a second digit line formed substantially above the first digit line, wherein the second digit line and the first digit line are separated by an insulated dielectric material.
2. The integrated circuit of claim 1 , further comprising circuitry formed on the semiconductor die and coupled to the memory cells for permitting data to be written to and read from the plurality of memory cells.
3. The integrated circuit of claim 1 , wherein the memory cells are formed with a minimum capable photolithographic feature dimension, and a single one of the memory cells consumes an area of no more than eight times the square of the minimum capable photolithographic feature dimension.
4. The integrated circuit of claim 1 , further comprising a conductive isolation line formed substantially below the at least one container-configured capacitor, wherein each of the plurality of memory cells couples to the conductive isolation line.
5. The integrated circuit of claim 1 , wherein the memory cells are dynamic random access memory cells.
6. The integrated circuit of claim 1 , wherein at least 16,000,000 to 17,000,000 functional and operably addressable memory cells are formed on the semiconductor die.
7. The integrated circuit of claim 6 , wherein all the functional and operably addressable memory cells formed on the semiconductor die have a combined area on the semiconductor die that is no greater than 14 mm 2 .