IP Library Granted Patent US 6,874,068
Granted Patent B1
US 6,874,068 · App. 09/500,254 · Granted Mar 29, 2005

Shared memory

Assignee: Hiroshima University
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,874,068
App. No.
09/500,254
Granted
Mar 29, 2005
Kind
B1
Abstract

A shared memory includes a plurality of multi-port memories each having at least one port with a copybus-function, and at least one port accessible from the user side. At least one copybus is connected to one of the ports with the copybus-function. The shared memory copies contents of one of the multi-port memories, which has been changed by a writing operation from the user side, to other multi-port memories through at least one copybus.

Claims (8)

1. A shared memory comprising:

a plurality of multi-port memories, wherein each multi-port memory has at least two ports, wherein each port has a concurrent-access function that allows for internally concurrent access via each of the ports to data stored in the multi-port memory, wherein at least one of said at least two ports has a copybus-function and wherein at least one of said at least two ports is accessible from a user side; and

at least one copybus connected to each of said at least one ports having the copybus-function;

wherein said shared memory is adapted to copy contents of one of said multi-port memories, which has been changed by a writing operation from said user side, to other multi-port memories through said at least one copybus.

2. The shared memory according to claim 1 , wherein said contents are adapted to be copied optically.

3. The shared memory according to claim 1 or 2 , wherein said shared memory is formed by an integrated circuit technique.

4. The shared memory according to claim 3 , wherein said integrated circuit technique is a two-dimensional integrated circuit technique.

5. The shared memory according to claim 3 , wherein said integrated circuit technique is a three-dimensional integrated circuit technique.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2018
From: XYLON LLC
To: INTELLECTUAL VENTURES ASSETS 85 LLC
Reel/Frame 045994/0286 →
CONFIRMAOTRY ASSIGNMENT Recorded May 22, 2018
From: MATTAUSCH, HANS JURGEN
To: HIROSHIMA UNIVERSITY
Reel/Frame 046213/0141 →
MERGER Recorded Sep 8, 2015
From: INTELLECTUAL VENTURES FUND 35 LLC
To: XYLON LLC
Reel/Frame 036563/0846 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2008
From: HIROSHIMA UNIVERSITY
To: INTELLECTUAL VENTURES FUND 35 LLC
Reel/Frame 021691/0922 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 3, 2000
From: MATTAUSCH, HANS JURGEN
To: HIROSHIMA UNIVERSITY
Reel/Frame 010981/0412 →
Priority Claims (1)
JP 11-033753 · Feb 12, 1999 · national