IP Library › Granted Patent US 6,535,038
Granted Patent Utility
US 6,535,038 · Confirmation No. 8309

REDUCED JITTER CLOCK GENERATOR CIRCUIT AND METHOD FOR APPLYING PROPERLY PHASED CLOCK SIGNALS TO CLOCKED DEVICES

Inventor: Joseph Hofstra
Patented Case View Patent ↗ View Publication ↗
⬇ PDF
 Code Description Pages PDF
2001-03-09 TRNA Transmittal of New Application 3 View
2001-03-09 ADS Application Data Sheet 1 View
2001-03-09 SPEC Specification 8 View
2001-03-09 CLM Claims 11 View
2001-03-09 ABST Abstract 1 View
2001-03-09 DRW Drawings-only black and white line drawings 5 View
2001-03-09 OATH Oath or Declaration filed 5 View
2001-03-09 TRNA Transmittal of New Application 3 View
2001-03-09 ADS Application Data Sheet 1 View
2001-03-09 SPEC Specification 8 View
2001-03-09 CLM Claims 11 View
2001-03-09 ABST Abstract 1 View
2001-03-09 DRW Drawings-only black and white line drawings 5 View
2001-03-09 OATH Oath or Declaration filed 5 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
Patent No.
US 6,535,038
App. No.
09/802,363
Filed
2001-03-09
Granted
2003-03-18
Pub. No.
US20020125927A1
Art Unit
2816
PTA
-26 days