Patent Application
Utility
App. No. 09/828,488
· Confirmation No. 6779
Method and circuit for increasing the memory access speed of an enhanced synchronous SDRAM
Inventor:
Michael Peters
Abandoned -- Failure to Respond to an Office Action
View Publication ↗
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2001-04-05 | TRNA |
Transmittal of New Application | 2 | View | |
| 2001-04-05 | SPEC |
Specification | 12 | View | |
| 2001-04-05 | CLM |
Claims | 4 | View | |
| 2001-04-05 | ABST |
Abstract | 1 | View | |
| 2001-04-05 | DRW |
Drawings-only black and white line drawings | 2 | View | |
| 2001-04-05 | OATH |
Oath or Declaration filed | 3 | View |
Inventors
Michael Peters
Colorado Springs, CO
Attorneys & Agents of Record
Classification
USPC
711/167
G06F12/0893
G06F2212/3042
G11C7/1042
G11C7/1072
G11C11/4097
G11C2207/2245
G11C2207/2281
Prosecution
- Examiner
- CHOI, WOO H
- Art Unit
- 2186
- Customer No.
- 20350
- Docket No.
- RAM 487
- Confirmation No.
- 6779
Publication
- Pub. No.
- US20020147884A1
- Pub. Date
- 2002-10-10
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2004-05-24
from
PETERS, MICHAEL
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2001-06-07
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 09/828,488
- Filed
- 2001-04-05
- Pub. No.
- US20020147884A1
- Examiner
- CHOI, WOO H
- Art Unit
- 2186
External Links