Patent Application
Utility
App. No. 09/855,243
· Confirmation No. 9010
Semiconductor memory and address controlling method thereof
Inventor:
Masatsugu Nakamura
Abandoned -- Failure to Respond to an Office Action
View Publication ↗
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2001-05-15 | TRNA |
Transmittal of New Application | 6 | View | |
| 2001-05-15 | SPEC |
Specification | 19 | View | |
| 2001-05-15 | CLM |
Claims | 12 | View | |
| 2001-05-15 | ABST |
Abstract | 1 | View | |
| 2001-05-15 | DRW |
Drawings-only black and white line drawings | 6 | View | |
| 2001-05-15 | OATH |
Oath or Declaration filed | 3 | View |
Inventors
Masatsugu Nakamura
Tokyo, JAPAN
Attorneys & Agents of Record
Classification
USPC
711/106
Prosecution
- Examiner
- MCLEAN MAYO, KIMBERLY N
- Art Unit
- 2187
- Customer No.
- 23389
- Docket No.
- 14627
- Confirmation No.
- 9010
Foreign Priority
152725/2000
·
2000-05-18
·
JAPAN
Publication
- Pub. No.
- US20020023193A1
- Pub. Date
- 2002-02-21
No related applications found.
from
NEC CORPORATION
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2003-02-19
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 09/855,243
- Filed
- 2001-05-15
- Pub. No.
- US20020023193A1
- Examiner
- MCLEAN MAYO, KIMBERLY N
- Art Unit
- 2187
External Links