IP Library Granted Patent US 7,126,947
Granted Patent B2
US 7,126,947 · App. 09/885,929 · Granted Oct 24, 2006

Switch having external address resolution interface

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,126,947
App. No.
09/885,929
Granted
Oct 24, 2006
Kind
B2
Abstract

A network switch that has a plurality of input ports that receive data packets. An external interface is connected to the plurality of input ports. The external interface externally transmits the data packets for processing, and receives the data packets after processing. A memory management unit is connected to the external interface and a plurality of output ports are connected to the memory management unit.

Claims (37)

1. A network switch comprising:

a plurality of input ports that receive data packets;

an external address resolution interface connected to at least one of said plurality of input ports, said external address resolution interface externally transmitting said data packets for processing, and receiving said data packets after processing, wherein said external address resolution interface is coupled to an external address resolution switch;

a memory management unit connected to said external interface; and

a plurality of output ports connected to said memory management unit.

2. The network switch as recited in claim 1 wherein said external address resolution interface comprises a high-speed external interface.

3. The network switch as recited in claim 1 wherein said external address resolution interface comprises an address resolution gigabit interface.

4. The network switch as recited in claim 1 further comprising:

an external ARL within the external address resolution switch which is connected to said external interface.

5. The network switch as recited in claim 1 wherein the address resolution switch includes an external address resolution chip connected to said external interface.

6. The network switch of claim 1 , further comprising:

a means to detect a connection with an external address resolution switch; and

an internal address resolution means to perform an address resolution function in absence of said external address resolution switch.

7. The network switch as recited in claims 1 , wherein said external address resolution switch is configured to perform an address resolution logic function.

8. The network switch as received in claim 1 , wherein said external address resolution switch includes buffering means.

9. A method of processing a data packet in a network switch comprising the steps of:

receiving a data packet in an input port;

transmitting said data packet from said input port over an interface to an external switch for address resolution;

processing said packet in said external switch;

transmitting said packet from said external switch to said interface;

receiving said data packet in said interface from said external switch;

transmitting said data packet from said interface to a memory management unit; and

transmitting said data packet from said memory management unit to an output.

10. The method of claim 9 , further comprising:

detecting a connection to said external switch; and

performing an address resolution function in absence of said external switch.

11. A network switch comprising:

an input port receiving means for receiving a data packet in an input port;

an input port transmitting means for transmitting said data packet from said input port over an interface to an external switch for address resolution;

a processing means for processing said packet in said external switch;

an external switch transmitting means for transmitting said packet from said external switch to said interface;

an interface receiving means for receiving said data packet in said interface from said external switch;

an interface transmitting means for transmitting said data packet from said interface to a memory management unit; and

a memory unit transmitting means for transmitting said data packet from said memory management unit to an output port.

12. The network switch of claim 11 , further comprising:

means for determining a connection to said external switch; and

an internal address resolution means for performing an address resolution function in absence of at least one of said external switch transmitting means, said interface receiving means, and said interface transmitting means.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2001
From: KALKUNTE, MOHAN; AMBE, SHEKHAR; PULLELA, SOMA
To: BROADCOM CORPORATION
Reel/Frame 011928/0586 →