Patent Application
Utility
App. No. 09/888,992
· Confirmation No. 9524
SEMICONDUCTOR INTEGRATED CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT WIRING LAYOUT METHOD
Inventor:
Kazuhisa Takayama
Patent Expired Due to NonPayment of Maintenance Fees Under 37 CFR 1.362
View Patent ↗
View Publication ↗
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2001-06-25 | TRNA |
Transmittal of New Application | 1 | View | |
| 2001-06-25 | SPEC |
Specification | 13 | View | |
| 2001-06-25 | CLM |
Claims | 4 | View | |
| 2001-06-25 | ABST |
Abstract | 1 | View | |
| 2001-06-25 | DRW |
Drawings-only black and white line drawings | 3 | View | |
| 2001-06-25 | OATH |
Oath or Declaration filed | 1 | View |
Inventors
Kazuhisa Takayama
Kanagawa, JAPAN
Attorneys & Agents of Record
Classification
USPC
716/10
H10D84/00
H10W20/43
G06F30/39
Prosecution
- Examiner
- LIN, SUN J
- Art Unit
- 2851
- Customer No.
- 26339
- Docket No.
- YKM-01001
- Confirmation No.
- 9524
Foreign Priority
191750/2000
·
2000-06-26
·
JAPAN
Publication
- Pub. No.
- US20010054721A1
- Pub. Date
- 2001-12-27
Patent Term Adjustment
-109days
No related applications found.
from
NEC CORPORATION
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2003-03-03
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 09/888,992
- Filed
- 2001-06-25
- Granted
- 2003-05-27
- Pub. No.
- US20010054721A1
- Examiner
- LIN, SUN J
- Art Unit
- 2851
- PTA
- -109 days
External Links