IP Library › Granted Patent US 6,442,075
Granted Patent Utility
US 6,442,075 · Confirmation No. 1661

ERASING METHOD FOR NONVOLATILE SEMICONDUCTOR MEMORY DEVICE CAPABLE OF IMPROVING A THRESHOLD VOLTAGE DISTRIBUTION

Inventor: Yasuaki Hirano
Patented Case View Patent ↗ View Publication ↗
⬇ PDF
 Code Description Pages PDF
2001-07-05 TRNA Transmittal of New Application 4 View
2001-07-05 ADS Application Data Sheet 2 View
2001-07-05 SPEC Specification 48 View
2001-07-05 CLM Claims 5 View
2001-07-05 ABST Abstract 1 View
2001-07-05 DRW Drawings-only black and white line drawings 13 View
2001-07-05 OATH Oath or Declaration filed 3 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
Patent No.
US 6,442,075
App. No.
09/897,999
Filed
2001-07-05
Granted
2002-08-27
Pub. No.
US20020018370A1
Art Unit
2824
PTA
-56 days