IP Library Granted Patent US 6,614,685
Granted Patent Utility
US 6,614,685 · Confirmation No. 6103

FLASH MEMORY ARRAY PARTITIONING ARCHITECTURES

Inventor: Sau Ching Wong
⬇ PDF
Code Description Pages PDF
2003-06-30 IFEE Issue Fee Payment (PTO-85B) 1 View
2001-11-15 TRNA Transmittal of New Application 2 View
2001-11-15 DRW Drawings-only black and white line drawings 7 View
2001-08-09 TRNA Transmittal of New Application 1 View
2001-08-09 SPEC Specification 18 View
2001-08-09 CLM Claims 5 View
2001-08-09 ABST Abstract 1 View
2001-08-09 DRW Drawings-only black and white line drawings 7 View
2001-08-09 OATH Oath or Declaration filed 1 View
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
Patent No.
US 6,614,685
App. No.
09/927,693
Filed
2001-08-09
Granted
2003-09-02
Pub. No.
US20030035322A1
Examiner
HUR, JUNG H
Art Unit
2824
PTA
0 days