IP Library Granted Patent US 6,940,931
Granted Patent B2
US 6,940,931 · App. 09/945,966 · Granted Sep 6, 2005

Clock-synchronism evaluating apparatus and method

Assignee: Yamaha Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,940,931
App. No.
09/945,966
Granted
Sep 6, 2005
Kind
B2
Abstract

Measuring gate pulse is generated that rises in synchronism with one of first and second clock signals and falls in synchronism with the other of the first and second clock signals. Then, a pulse width of the generated measuring gate pulse is measured by counting clock pulses higher in frequency than the first and second clock signals. When counted values indicative of respective pulse widths of an adjacent pair of the measuring gate pulses generated in succession coincide with each other, it is determined that the frequencies of the first and second signal are the same, but when the counted values of the adjacent pair of the measuring gate pulses do not coincide with each other, it is determined that the frequencies of the first and second signal are not the same.

Claims (21)

1. A clock-synchronism evaluating apparatus comprising:

a measurement section that measures a difference between a predetermined phase point of a first clock signal and a predetermined phase point of a second clock signal, wherein said measurement section generates a measuring gate pulse that rises in synchronism with one of said first and second clock signals and falls in synchronism with other of said first and second clock signals, said measurement section measuring a pulse width of the generated measuring gate pulse by counting clock pulses higher in frequency than said first and second clock signals; and

a determination section that determines whether or not frequencies of said first clock signal and said second clock signal are the same, on the basis of a variation over time of the difference measured by said measurement section, wherein said determination section determines that the frequencies of said first clock signal and said second clock signal are, the same when counted values indicative of respective pulse widths of an adjacent pair of the measuring gate pulses generated in succession coincide with each other, but determines that the frequencies of said first clock signal and said second clock signal are not the same when the counted values of the adjacent pair of the measuring gate pulses do not coincide with each other.

2. The clock-synchronism evaluating apparatus of claim 1 , wherein said measurement section measures the difference every cycle of said first and second clock signals.

3. The clock-synchronism evaluating apparatus of claim 1 , wherein said measurement section measures the difference every few cycles of said first and second clock signals.

4. The clock-synchronism evaluating apparatus of claim 1 , wherein the predetermined phase point of said first clock signal is either one of pulse rise and fall points in said first clock signal, and the predetermined phase point of said second clock signal is either one of pulse rise and fall points in said second clock signal.

5. A clock-synchronism evaluating apparatus of claim 1 , wherein said measurement section counts the difference between the predetermined phase point of said first clock signal and the predetermined phase point of said second clock signal, by counting clock pulses higher in frequency than said first and second clock signals.

6. A clock-synchronism evaluating method comprising:

measuring a difference between a predetermined phase point of a first clock signal and a predetermined phase point of a second clock signal, wherein a measurement section generates a measuring gate pulse that rises in synchronism with one of said first and second clock signals and falls in synchronism with other of said first and second clock signals, said measurement section measuring a pulse width of the generated measuring gate pulse by counting clock pulses higher in frequency than said first and second clock signals; and

determining whether or not frequencies of said first clock signal and said second clock signal are the same, on the basis of a variation over time of the difference measured by said measurement section, wherein a determination section determines that the frequencies of said first clock signal and said second clock signal are the same when counted values indicative of respective pulse widths of an adjacent pair of the measuring gate pulses generated in succession coincide with each other, but determines that the frequencies of said first clock signal and said second clock signal are not the same when the counted values of the adjacent pair of the measuring gate pulses do not coincide with each other.

7. The clock-synchronism evaluating method of claim 6 , wherein said measurement section measures the difference every cycle of said first and second clock signals.

8. The clock-synchronism evaluating method of claim 6 , wherein said measurement section measures the difference every few cycles of said first and second clock signals.

9. The clock-synchronism evaluating method of claim 6 , wherein the predetermined phase point of said first clock signal is either one of pulse rise and fall points in said first clock signal, and the predetermined phase point of said second clock signal is either one of pulse rise and fall points in said second clock signal.

10. The clock-synchronism evaluating apparatus of claim 6 , wherein said measurement section counts the difference between the predetermined phase point of said first clock signal and the predetermined phase point of said second clock signal, by counting clock pulses higher in frequency than said first and second clock signals.

11. A machine-readable storage medium containing a group of instructions to cause a machine to perform a method for evaluating synchronism between clock signals, said method comprising:

measuring a difference between a predetermined phase point of a first clock signal and a predetermined phase point of a second clock signal, wherein a measurement section generates a measuring gate pulse that rises in synchronism with one of said first and second clock signals and falls in synchronism with other of said first and second clock signals, said measurement section measuring a pulse width of the generated measuring gate pulse by counting clock pulses higher in frequency than said first and second clock signals; and

determining whether or not frequencies of said first clock signal and said second clock signal are the same, on the basis of a variation over time of the difference measured by said measurement section, wherein a determination section determines that the frequencies of said first clock signal and said second clock signal are the same when counted values indicative of respective pulse widths of an adjacent pair of the measuring gate pulses generated in succession coincide with each other, but determines that the frequencies of said first clock signal and said second clock signal are not the same when the counted values of the adjacent pair of the measuring gate pulses do not coincide with each other.

12. The machine-readable storage medium of claim 11 , wherein said measurement section measures the difference every cycle of said first and second clock signals.

13. The machine-readable storage medium of claim 11 , wherein said measurement section measures the difference every few cycles of said first and second clock signals.

14. The machine-readable storage medium of claim 11 , wherein the predetermined phase point of said first clock signal is either one of pulse rise and fall points in said first clock signal, and the predetermined phase point of said second clock signal is either one of pulse rise and fall points in said second clock signal.

15. The machine-readable storage medium of claim 4 , wherein said measurement section counts the difference between the predetermined phase point of said first clock signal and the predetermined phase point of said second clock signal, by counting clock pulses higher in frequency than said first and second clock signals.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2001
From: ITO, TSUGIO; WAKATSUKI, RYUUJI
To: YAMAHA CORPORATION
Reel/Frame 012160/0428 →
Priority Claims (1)
JP 2000-269158 · Sep 5, 2000 · national
Continuity (1)
Related Publication 20020029117A1 · Mar 7, 2002