Patent Application
Utility
App. No. 09/954,791
· Confirmation No. 8182
METHOD FOR ADDING REDUNDANT VIAS ON VLSI CHIPS
Inventor:
Thomas Charles Brennan
Patent Expired Due to NonPayment of Maintenance Fees Under 37 CFR 1.362
View Patent ↗
View Publication ↗
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2001-09-17 | TRNA |
Transmittal of New Application | 2 | View | |
| 2001-09-17 | SPEC |
Specification | 18 | View | |
| 2001-09-17 | CLM |
Claims | 7 | View | |
| 2001-09-17 | ABST |
Abstract | 1 | View | |
| 2001-09-17 | DRW |
Drawings-only black and white line drawings | 10 | View | |
| 2001-09-17 | OATH |
Oath or Declaration filed | 3 | View |
Inventors
Thomas Charles Brennan
Rochester, MN
Attorneys & Agents of Record
Classification
USPC
379/9
H10W20/031
H10W20/42
Prosecution
- Examiner
- STEVENSON, ANDRE C
- Art Unit
- 2899
- Docket No.
- ROC920010122US1
- Confirmation No.
- 8182
Publication
- Pub. No.
- US20030054575A1
- Pub. Date
- 2003-03-20
Patent Term Adjustment
0days
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2001-09-17
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 09/954,791
- Filed
- 2001-09-17
- Granted
- 2003-04-29
- Pub. No.
- US20030054575A1
- Examiner
- STEVENSON, ANDRE C
- Art Unit
- 2899
- PTA
- 0 days
External Links