IP Library › Granted Patent US 6,909,272
Granted Patent B2
US 6,909,272 · App. 09/987,991 · Granted Jun 21, 2005

System and method for voltage divider having a guard structure

Assignee: General Electric Company
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,909,272
App. No.
09/987,991
Granted
Jun 21, 2005
Kind
B2
Abstract

A voltage divider ( 102 ) for high voltage and other applications uses a high voltage impedance element ( 104 ) and a low voltage impedance element ( 106 ) to isolate a sample node ( 110 ) from which to measure current, voltage, frequency response and other characteristics. The high voltage impedance element ( 104 ) includes a resistive network for reducing high voltages, for instance power line voltages of 20 kV or more, down to instrument levels to take measurements on insulation or other materials. The high voltage impedance element ( 104 ) is surrounded by one or more capacitive guard elements ( 118 ) which shunt stray capacitive currents to ground, improving frequency response and other characteristics. The voltage divider ( 102 ) be connected to a current receiver ( 112 ) for purposes of instrumentation.

Claims (89)

1. A voltage divider system ( 102 ), comprising:

a high voltage impedance element ( 104 ), connected to an input node for receiving an input signal;

a low voltage impedance element ( 106 ), connected to the high voltage impedance element ( 104 );

at least one guard element ( 118 ), the at least one guard element ( 118 ) being coupled between the high voltage impedance element ( 104 ) and ground;

wherein the at least one guard element ( 118 ) comprises at least one capacitive element; and

wherein the at least one guard element ( 118 ) further comprises at least one resistive guard element ( 124 ) coupled to the at least one capacitive element.

2. The system of claim 1 , further comprising a sample node ( 110 ) between the high voltage impedance element ( 104 ) and the low voltage impedance element ( 106 ) for sampling a -reduced voltage representation of the input signal.

3. The system of claim 2 , wherein the sample node ( 110 ) is connected to a measurement device ( 116 ) to perform the sampling.

4. The system of claim 3 , wherein the measurement device ( 116 ) samples at least one of voltage, current, frequency, and phase.

5. The system of claim 1 , wherein the high voltage impedance element ( 104 ) comprises at least one resistive element.

6. The system of claim 5 , wherein the at least one resistive element comprises at least one resistor.

7. The system of claim 6 , wherein the at least one resistor comprises a plurality of resistors.

8. The system of claim 1 , wherein the at least one capacitive element comprises at least one capacitors.

9. The system of claim 8 , wherein the at least one capacitor comprises a plurality of capacitors.

10. The system of claim 9 , wherein the at least two guard element ( 118 )s comprise three or more guard elements.

11. The system of claim 1 , wherein the at least one guard element ( 118 ) comprises at least two guard elements.

12. The system of claim 1 , wherein the at least one resistive guard element ( 124 ) comprises at least one resistor coupled to the at least one capacitive element.

13. The system of claim 1 , wherein the at least one resistive guard element ( 124 ) increases a stability of a voltage drop across the high voltage impedance element ( 104 ).

14. The system of claim 1 , wherein the at least one guard element ( 118 ) is coaxially mounted around the high voltage impedance element ( 104 ).

15. The system of claim 1 , wherein the at least one guard element ( 118 ) shunts stray capacitive currents to ground.

16. The system of claim 13 , wherein the shunted stray capacitive currents stabilize a frequency response of the voltage divider ( 102 ).

17. The system of claim 1 , wherein the system is mounted on a plurality of circuit boards assembled to a divider stack;

wherein the circuit boards are spaced apart by a distance;

wherein the edge of said circuit boards are fitted with a field control ring to avoid partial discharges; and

wherein said divider stack is mounted inside a shielded rube and mounted in a bushing to provide a high voltage connection.

18. The system of claim 1 , wherein the system is mounted on a plurality of circuit boards assembled to a divider stack;

wherein the circuit boards are spaced apart by a distance; and

wherein the edge of said circuit boards are fitted with a field control ring to avoid partial discharges.

19. A method for processing a signal, comprising:

a) receiving an input signal via an input node ( 108 ) connected to a high voltage impedance element ( 104 );

b) communicating a reduced voltage representation of the input signal from the high voltage impedance element ( 104 ) to a low voltage impedance element ( 106 );

c) coupling at least one guard element ( 118 ) between the high voltage impedance element ( 104 ) and ground;

wherein the guard element ( 118 ) comprises at least one capacitive element; and

wherein the at least one guard element ( 118 ) further comprises at least one resistive guard element ( 124 ), further comprising a step of d) coupling the at least one resistive guard element ( 124 ) to the at least one capacitive element.

20. The method of claim 18 , further comprising a step of e) sampling the reduced voltage representation of the input signal at a sample node ( 110 ) between the high voltage impedance element ( 104 ) and the low voltage impedance element ( 106 ).

21. The method of claim 20 , further comprising a step of f) connecting a measurement device ( 116 ) to the sample node ( 110 ) to perform the sampling.

22. The method of claim 21 , further comprising a step of g) sampling at least one of voltage, current, frequency, and phase in the measurement device ( 116 ).

23. The method of claim 19 , wherein the high voltage impedance element ( 104 ) comprises at least one resistive element.

24. The method of claim 23 , wherein the at least one resistive element comprises at least one resistor.

25. The method of claim 24 , wherein the at least one resistor comprises a plurality of resistors.

26. The method of claim 19 , wherein the at least one capacitive element comprises at least one capacitor.

27. The method of claim 26 , wherein the at least one capacitor comprises a plurality of capacitors.

28. The method of claim 19 , wherein the at least one guard element ( 118 ) comprises at least two guard elements.

29. The method of claim 28 wherein the at least two guard element ( 118 )s comprise three or more guard elements.

30. The method of claim 19 , wherein the at least one resistive guard element ( 124 ) comprises at least one resistor coupled to the at least one capacitive element.

31. The method of claim 19 , wherein the at least one resistive guard element ( 124 ) increases a stability of a voltage drop across the high voltage impedance element ( 104 ).

32. The method of claim 19 , wherein the at least one guard element ( 118 ) is coaxially mounted around the high voltage impedance element ( 104 ).

33. The method of claim 19 , further comprising a step of h) shunting stray capacitive currents to ground via the at least one guard element ( 118 ).

34. The method of claim 33 , wherein the shunted stray capacitive currents stabilize a frequency response.

35. A voltage divider system, comprising:

high voltage impedance means ( 104 ), connected to an input node for receiving an input signal;

low voltage impedance means ( 106 ), connected to the high voltage impedance means ( 104 );

at least one guard means ( 118 ), the at least one guard means ( 118 ) being coupled between the high voltage impedance means ( 104 ) and ground;

wherein the at least one guard means ( 118 ) comprises at least one capacitive element; and

wherein the at least one guard means ( 118 ) further comprises at least one resistive guard means ( 124 ) coupled to the at least one capacitive element.

36. The system of claim 35 , further comprising a sample node ( 110 ) between the high voltage impedance means ( 104 ) and the low voltage impedance means ( 106 ) for sampling a -reduced voltage representation of the input signal.

37. The system of claim 36 , wherein the sample node ( 110 ) is connected to a measurement means ( 116 ) to perform the sampling.

38. The system of claim 37 , wherein the measurement means ( 116 ) samples at least one of voltage, current, frequency, and phase.

39. The system of claim 35 , wherein the high voltage impedance means ( 104 ) comprises at least one resistive element.

40. The system of claim 39 , wherein the at least one resistive element comprises at least one resistor.

41. The system of claim 40 , wherein the at least one resistor comprises a plurality of resistors.

42. The system of claim 35 , wherein the at least one capacitive element comprises at least one capacitor.

43. The system of claim 42 , wherein the at least one capacitor comprises a plurality of capacitors.

44. The system of claim 35 , wherein the at least one guard means ( 118 ) comprises at least two guard means.

45. The system of claim 44 , wherein the at least two guard means comprise three or more guard means.

46. The system of claim 35 , wherein the at least one resistive guard means comprises at least one resistor coupled to the at least one capacitive element.

47. The system of claim 35 , wherein the at least one resistive guard means ( 124 ) increases a stability of a voltage drop across the high voltage impedance element ( 104 ).

48. The system of claim 35 , wherein the at least one guard means ( 118 ) is coaxially mounted around the high voltage impedance means ( 104 ).

49. The system of claim 35 , wherein the at least one guard means ( 118 ) shunts stray capacitive currents to ground.

50. The system of claim 49 , wherein the shunted stray capacitive currents stabilize a frequency response of the voltage divider ( 102 ).

51. The system of claim 35 , wherein the system is mounted on a plurality of circuit boards assembled to a divider stack;

wherein the circuit boards are spaced apart by a distance;

wherein the edge of said circuit boards are fitted with a field control ring to avoid partial discharges; and

wherein said divider stack is mounted inside a shielded rube and mounted in a bushing to provide a high voltage connection.

52. The system of claim 35 , wherein the system is mounted on a plurality of circuit boards assembled to a divider stack;

wherein the circuit boards are spaced apart by a distance; and

wherein the edge of said circuit boards are fitted with a field control ring to avoid partial discharges.

53. A voltage divider ( 102 ), comprising:

a plurality of series-connected high voltage resistors ( 114 a , 14 b . . . 114 n ), the series-connected high voltage resistors ( 114 a , 114 b . . . 114 n ) connected to an input node ( 110 ) for receiving an input signal;

at least one low voltage resistive element ( 106 ), the at least one low voltage resistive element ( 106 ) connected to the series-connected high voltage resistors ( 114 a , 114 b . . . 114 n );

at least one capacitive guard ( 118 ), the at least one capacitive guard ( 118 ) connected between the series-connected high voltage resistors ( 114 a , 114 b . . . 114 n ) and ground; and

wherein at least one capacitive guard ( 118 ) further comprises at least one resistive guard ( 124 ) coupled to the at least one capacitive guard ( 118 ).

54. The voltage divider of claim 53 , wherein the at least one capacitive guard ( 118 ) comprises a plurality of capacitors.

55. The voltage divider of claim 53 , wherein the at least one capacitive guard ( 118 ) comprises at least two capacitive guards.

56. The voltage divider of claim 55 , wherein the at least two capacitive guards comprise three or more capacitive guards.

57. The voltage divider of claim 53 , wherein the at least one resistive guard ( 124 ) comprises at least one resistor coupled to the at least one capacitive guard ( 118 ).

58. The voltage divider of claim 53 , wherein the at least one resistive guard ( 124 ) increases a stability of a voltage drop across the series-connected high voltage resistors ( 114 a , 114 b . . . 114 n ).

59. The voltage divider of claim 53 , wherein the at least one capacitive guard ( 118 ) shunts stray capacitive current to ground.

60. The voltage divider of claim 59 , wherein the shunted stray capacitive currents stabilize a frequency response of the voltage divider ( 102 ).

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 18, 2009
From: GENERAL ELECTRIC COMPANY
To: PROGRAMMA ELECTRIC AB
Reel/Frame 022277/0079 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2002
From: BENGTSSON, BJORN
To: GENERAL ELECTRIC COMPANY
Reel/Frame 012531/0170 →
Continuity (1)
Related Publication 20030098698A1 · May 29, 2003