IP Library Granted Patent US 7,050,523
Granted Patent B2
US 7,050,523 · App. 10/112,996 · Granted May 23, 2006

Systems and methods for improving timing phase estimation

Assignee: U.S. Robotics Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,050,523
App. No.
10/112,996
Granted
May 23, 2006
Kind
B2
Abstract

Systems and methods are provided for performing the required phase calculation in a telecommunications system in order to optimize system performance more quickly and with reduced complexity as compared to prior approaches to solving this problem. In accordance with the preferred exemplary embodiment of the present invention, the phase delay of the precursor EQ is utilized for estimating the entire DFE phase shift by calculating the estimation exclusively based on an output of the precursor EQ this estimation is then used for adjusting the timing phase based on the phase estimation.

Claims (10)

1. A method of determining a desired timing phase in a communications device comprising the steps of:

establishing a normal connection and saving all converged precursor fractionally spaced equalizer coefficients from the normal connection;

estimating a subsequent entire DFE phase shift by calculating the estimation exclusively based on an output of a precursor equalizer using the saved converged precursor fractionally spaced equalizer coefficients; and

adjusting the timing phase based on the phase estimation.

2. A communications device allowing optimal timing phase comprising a digital signal processor including:

a precursor equalizer providing a signal for phase estimation;

a timing interpolator coupled to the precursor equalizer;

a postcursor equalizer;

an adder coupled to the outputs of the precursor equalizer, timing interpolator and postcursor equalizer; and

a summing device providing a DFE output coupled to the adder, wherein the digital signal processor saves all converged precursor fractionally spaced equalizer coefficients from a normal connection and estimates a DFE phase shift by calculating the estimation exclusively based on the precursor equalizer output using the saved converged precursor fractionally spaced equalizer coefficients; and adjusts the timing phase based on the phase estimation.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Jun 21, 2019
From: SILICON VALLEY BANK
To: U.S. ROBOTICS CORP.
Reel/Frame 049559/0215 →
MEMORANDUM AND NOTICE OF SECURITY INTEREST Recorded Apr 29, 2015
From: U.S. ROBOTICS CORP
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 035533/0357 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2002
From: CHEN, QING; CHEN, QIAN
To: U.S. ROBOTICS
Reel/Frame 012954/0163 →
Continuity (1)
Related Publication 20030185323A1 · Oct 2, 2003