IP Library Granted Patent US 6,890,790
Granted Patent B2
US 6,890,790 · App. 10/164,429 · Granted May 10, 2005

Co-sputter deposition of metal-doped chalcogenides

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,890,790
App. No.
10/164,429
Granted
May 10, 2005
Kind
B2
Abstract

The present invention is related to methods and apparatus that allow a chalcogenide glass such as germanium selenide (Ge x Se 1-x ) to be doped with a metal such as silver, copper, or zinc without utilizing an ultraviolet (UV) photodoping step to dope the chalcogenide glass with the metal. The chalcogenide glass doped with the metal can be used to store data in a memory device. Advantageously, the systems and methods co-sputter the metal and the chalcogenide glass and allow for relatively precise and efficient control of a constituent ratio between the doping metal and the chalcogenide glass. Further advantageously, the systems and methods enable the doping of the chalcogenide glass with a relatively high degree of uniformity over the depth of the formed layer of chalcogenide glass and the metal. Also, the systems and methods allow a metal concentration to be varied in a controlled manner along the thin film depth.

Claims (18)

1. A process of fabricating a memory structure, the process comprising:

forming a first electrode over a substrate;

co-sputtering a metal-containing material and germanium selenide (Ge x Se 1-x ) to form an active layer over the first electrode; and

forming a second electrode over said active layer.

2. The process as defined in claim 1 , wherein the co-sputtered metal-containing material comprises copper (Cu).

3. The process as defined in claim 1 , wherein the co-sputtered metal-containing material comprises silver (Ag).

4. A process of fabricating a nonvolatile memory structure in a substrate assembly, the process comprising:

forming a bottom electrode in contact with a conductive region in the substrate assembly;

co-sputtering selenium and a mixture of a metal and germanium from separate targets to form an active layer on the bottom electrode, and where the metal is selected from the group consisting of silver, copper and zinc; and

forming a top electrode layer such that a voltage applied across the top electrode layer and the bottom electrode layer generates an electric field in the active layer.

5. A process of fabricating a nonvolatile memory structure in a substrate assembly, the process comprising:

forming a first electrode over a substrate;

co-sputtering a metal selenide from a first target and a chalcogenide glass from a second target to form an active layer the first electrode; and

forming a second electrode over the active layer.

6. A process of fabricating a nonvolatile memory structure in a substrate assembly, the process comprising:

forming a bottom electrode in contact with a conductive region in the substrate assembly;

co-sputtering germanium from a first target, selenium from a second target, and a metal from a third target to form an active layer on the bottom electrode, where the metal is selected from the group consisting of silver, copper, and zinc; and

forming a top electrode layer such that a voltage applied across the top electrode layer and the bottom electrode layer generates an electric field in the active layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2010
From: MICRON TECHNOLOGY, INC.
To: ROUND ROCK RESEARCH, LLC
Reel/Frame 023786/0416 →