IP Library Granted Patent US 6,852,616
Granted Patent B2
US 6,852,616 · App. 10/165,279 · Granted Feb 8, 2005

Semiconductor device and method for producing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,852,616
App. No.
10/165,279
Granted
Feb 8, 2005
Kind
B2
Abstract

A first element electrode and a second element electrode connected electrically to a semiconductor element on a substrate are formed, and then an insulating film is formed on the substrate including the element electrodes. Thereafter, a first opening for exposing the first element electrode and a second opening for exposing the second element electrode are formed on the insulating film. Then, a first external electrode connected to the first element electrode via the first opening is formed immediately above the first element electrode. Furthermore, a second external electrode and a connecting wire having one end connected to the second element electrode via the second opening and the other end connected to the second external electrode are formed on the insulating film.

Claims (23)

1. A method for producing a semiconductor device comprising:

a first step of forming on a semiconductor substrate on which at least one semiconductor element is provided a first element electrode and a second element electrode electrically connected to the semiconductor element;

a second step of forming an insulating film so as to cover the first element electrode and the second element electrode;

a third step of forming a first opening for exposing at least one portion of the first element electrode and a second opening for exposing at least one portion of the second element electrode by selectively removing the insulating film;

a fourth step of forming first substantially continuous, thin conductive film on the insulating film and within the first and second openings;

a fifth step of forming a second, thick conductive film selectively on the first, thin conductive film so as to fill up the first opening and the second opening and extend over portions of the first, thin conductive film between the first and second openings; and

a sixth step of patterning the first and second conductive films by removing only an upper portion of the selectively formed second, thick conductive film and portions of the first, thin conductive film uncovered by the second, thick conductive film, thereby forming a first external electrode connected to the first element electrode via the first opening immediately above the first element electrode, forming a second external electrode and forming a connecting wire having one end connected to the second element electrode via the second opening and the another end connected to the second external electrode on the insulating film.

2. The method for producing a semiconductor device of claim 1 , wherein the semiconductor substrate is a semiconductor wafer; and

the method further composes a step of dividing the semiconductor wafer into chips after the fourth step.

3. The method for producing a semiconductor device of claim 1 , wherein the semiconductor substrate is obtained by dividing a semiconductor wafer into chips.

4. The method for producing a semiconductor device of claim 1 , wherein the insulating film is made of elastic insulating material.

5. The method for producing a semiconductor device of claim 1 , wherein the third step comprises a step of forming the first opening and the second opening so that each wall surface of the openings has an inclination of less than 90° with respect to a surface of the semiconductor substrate.

6. The method for producing a semiconductor device of claim 1 , wherein the third step comprises a step of forming the first opening and the second opening so that at least portions near the upper end and near the lower end of each wall surface of the openings have an inclination of less than 90° with respect to a surface of the semiconductor substrate.

7. The method for producing a semiconductor device of claim 1 , wherein

the first step comprises a step of forming a pair of third element electrodes electrically connected to the semiconductor element on the semiconductor substrate;

the third step comprises a step of forming a pair of third openings for exposing at least one portion of each of the pair of third element electrodes by selectively removing insulating film; and

the fourth, fifth and sixth steps forming a coil having ends, each of which is connected to a corresponding third element electrode via a corresponding third opening of the pair, on the insulating film.

8. The method for producing a semiconductor device of claim 1 , further comprising a seventh step of forming a protective film having a property of repelling conductive material so as to cover the first external electrode, the second external electrode and the connecting wire and then selectively removing the protective film to form a fourth opening for exposing at least one portion of the first external electrode and a fifth opening for exposing at least one portion of the second external electrode, after the sixth step.

9. The method for producing a semiconductor device of claim 8 , wherein the seventh step comprises a step of forming a first external electrode terminal connected to the first external electrode via the fourth opening immediately above the first external electrode and forming a second external electrode terminal connected to the second external electrode via the fifth opening immediately above the second external electrode.

10. The method for producing a semiconductor device of claim 1 , wherein the first step comprises a step of forming a pair of third element electrodes electrically connected to the semiconductor element on the semiconductor substrate;

the method further comprising, between the first step and the second step, a step of forming a passivation film covering a surface of the semiconductor substrate except the first element electrode, the second element electrode and the pair of third element electrodes, then

forming a coil having ends, each of which is connected to a corresponding third element electrode of the pair, on the passivation film; and

the insulating film covers the passivation film and the coil.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2016
From: PANNOVA SEMIC, LLC
To: TESSERA ADVANCED TECHNOLOGIES, INC.
Reel/Frame 037581/0466 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2015
From: PANASONIC CORPORATION
To: PANNOVA SEMIC, LLC
Reel/Frame 036065/0273 →
CHANGE OF NAME Recorded Sep 19, 2014
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 033777/0873 →