IP Library Granted Patent US 6,876,225
Granted Patent B2
US 6,876,225 · App. 10/178,559 · Granted Apr 5, 2005

Input/output interfacing circuit, input/output interface, and semiconductor device having input/out interfacing circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,876,225
App. No.
10/178,559
Granted
Apr 5, 2005
Kind
B2
Abstract

The current generating unit in the transmitter generates output currents in accordance with a plurality of logic values. The reference current generating unit in the receiver generates a plurality of reference currents. The current comparing units in the receiver respectively compares reference currents with output current from the transmitter and restores the logic values. That is, the current is varied in correspondence with the logic values that are transmitted from the transmitter to the receiver, wherein the logic values are restored in the receiver according to a difference in the current value. Forming a plurality of current comparing units in the receiver makes it possible to easily compare the values of the output current from the transmitter and a plurality of reference currents. Therefore, the number of multi-valued bits can be easily increased so as to construct a high bit-rate multi-valued input/output interface.

Claims (21)

1. A semiconductor device comprising an input/output interfacing circuit including a current generating unit which

comprises a plurality of transistors with drivability in different stages of strength, in which inputs of said transistors each receives each bit of logic values which are expressed in binary number, and comprises a high-resistance element, said transistors and said high-resistance element being connected in parallel between a current generation node and a power supply line, and said high-resistance element continuously flowing current between said current generation node and said power supply line, and

generates at said current generation node output current according to values of currents which flow in said transistors that are turned on in accordance with a level of said each bit.

2. A semiconductor device comprising an input/output interfacing circuit including a current generating unit which

comprises a plurality of transistors with drivability in different stages of strength, in which inputs of said transistors each receives each bit of logic values which are expressed in binary number, and comprises a high-resistance element continuously connecting a current generation node and a power supply line, and

generates at said current generation node output current according to values of currents which flow in said transistors that are turned on in accordance with a level of said each bit,

said semiconductor device further including a standard generating unit for generating standard current by using elements identical to elements that are used in said current generating unit.

3. A semiconductor device comprising an input/output interfacing circuit including a current generating unit which

comprises a plurality of transistors with drivability in different stages of strength, in which inputs of said transistors each receives each bit of logic values which are expressed in binary number, and comprises a high-resistance element continuously connecting a current generation node and a power supply line, and

generates at said current generation node output current according to values of currents which flow in said transistors that are turned on in accordance with a level of said each bit,

said semiconductor device further including a standard current generating unit for generating standard current using elements equivalent to elements that are used in said current generating unit.

4. A semiconductor device comprising an input/output interfacing circuit including a current generating unit which

comprises a plurality of transistors with drivability in different stages of strength, in which inputs of said transistors each receives each bit of logic values which are expressed in binary number, and comprises a standard current generating unit for generating fixed standard current by using elements identical to elements that are used in said current generating unit, and

generating output current according to values of currents which flow in said transistors that are turned on in accordance with a level of said each bit.

5. The semiconductor device comprising an input/output interfacing circuit including a current generating unit according to claim 4 , wherein

transistors of said standard current generating unit are on at all times by receiving a fixed voltage at their inputs.

6. A semiconductor device comprising an input/output interfacing circuit including a current generating unit which

comprises a plurality of transistors with drivability in different stages of strength, in which inputs of said transistors each receives each bit of logic values which are expressed in binary number, and comprises a standard current generating unit for generating fixed standard current by using elements equivalent to elements that are used in said current generating unit, and

generates output current according to values of currents which flow in said transistors that are turned on in accordance with a level of said each bit.

7. The semiconductor device comprising an input/output interfacing circuit including a current generating unit according to claim 6 , wherein

transistors of said standard current generating unit are on at all times by receiving a fixed voltage at their inputs.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2015
From: FUJITSU SEMICONDUCTOR LIMITED
To: SOCIONEXT INC.
Reel/Frame 035507/0612 →
CHANGE OF NAME Recorded Jul 22, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024982/0245 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021998/0645 →