IP Library Granted Patent US 7,143,196
Granted Patent B2
US 7,143,196 · App. 10/186,190 · Granted Nov 28, 2006

System and method for span port configuration

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,143,196
App. No.
10/186,190
Granted
Nov 28, 2006
Kind
B2
Abstract

A shared I/O subsystem for a plurality of computer systems. The shared I/O subsystem includes a plurality of ports that communicatively couple the computer systems to the shared I/O subsystem where each of the ports includes at least one corresponding bit in an adjustable span port register. Data packets arriving on the plurality of ports may be selectively provided to a span port based on a current state of the adjustable span port register.

Claims (26)

1. A shared I/O subsystem for a plurality of computer systems comprising:

a plurality of ports communicatively coupling the computer systems to the shared I/O subsystem;

a pair of register masks associated with each of the ports, wherein the pair of register masks corresponds to a logical switch mask and a span port register mask that is configurable independently of the logical switch mask; and

data packets arriving on each of the plurality of ports are selectively provided to a span port based on a current state of the pair of register masks associated with the port on which the data packets arrived.

2. The shared I/O subsystem of claim 1 , wherein at least one of the ports is a virtual port.

3. The shared I/O subsystem of claim 1 , wherein at least one of the ports is an I/O interface.

4. The shared I/O subsystem of claim 1 , wherein at least one of the ports is an Ethernet Media Access Control (MAC) port.

5. The shared I/O subsystem of claim 1 , wherein at least one of the data packets includes at least one of MAC address bits and VLAN address bits.

6. The shared I/O subsystem of claim 1 , wherein at least one of the data packets is one from the group of: a Multicast, a Unicast, and a Broadcast.

7. The shared I/O subsystem of claim 1 , wherein at least one of the ports is communicatively coupled to at least one of the computer systems having one or more MAC addresses.

8. The shared I/O subsystem of a claim 3 , wherein the I/O interface is communicatively coupled to at least one of a network, an appliance, and a device.

9. The shared I/O subsystem of claim 8 , wherein the network is a Storage Area Network.

10. The shared I/O subsystem of claim 8 , wherein the network is an InterProcess Communications Network.

11. The shared I/O subsystem of claim 8 , wherein the network is a Local Area Network.

12. The shared I/O subsystem of claim 8 , wherein the network is a Wide Area Network.

13. The shared I/O subsystem of claim 8 , wherein the network is a Metropolitan Area Network.

14. The shared I/O subsystem of claim 8 , wherein the network is a System Area Network.

15. The shared I/O subsystem of claim 1 , wherein one of the computer systems uses an operating system that is different from an operating system used by one other of the computer systems.

16. The shared I/O subsystem of claim 1 , wherein at least one of the data packets conforms to a protocol that uses at least one of a Send/Receive message passing and a Remote Direct Memory Access (RDMA).

17. The shared I/O subsystem of claim 3 , wherein the I/O interface is operatively coupled to a network unit including at least one of a switch, a hub, a router, and a bridge.

18. In a shared I/O subsystem for a plurality of computer systems, the shared I/O subsystem having a span port, a plurality of ports, and an adjustable span port register, a method comprising:

communicatively coupling the plurality of ports to the computer systems;

providing a pair of register masks associated with each of the ports, wherein the pair of register masks corresponds to a logical switch mask and a span port register mask that is configurable independently of the logical switch mask, and data packets arriving on each of the plurality of ports are selectively provided to the span port based on a current state of the pair of register masks associated with the port on which the data packets arrived.

19. A shared I/O subsystem for a plurality of computer systems, the shared I/O subsystem having a span port, a plurality of ports, and an adjustable span port register, comprising:

means for communicatively coupling the plurality of ports to the computer systems;

a pair of register masks associated with each of the ports, wherein the pair of register masks corresponds to a logical switch mask and a span port register mask that is configurable independently of the logical switch mask, and data packets arriving on each of the plurality of ports are selectively provided to the span port based on a current state of the pair of register masks associated with the port on which the data packets arrived.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 1, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061827/0686 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2012
From: QLOGIC CORPORATION
To: INTEL CORPORATION
Reel/Frame 028168/0202 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 13, 2007
From: SILVERSTORM TECHNOLOGIES, INC.
To: QLOGIC, CORPORATION
Reel/Frame 018886/0449 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2006
From: INFINICON SYSTEMS, INC.
To: SILVERSTORM TECHNOLOGIES, INC.
Reel/Frame 018247/0641 →