IP Library Granted Patent US 7,170,947
Granted Patent B2
US 7,170,947 · App. 10/196,190 · Granted Jan 30, 2007

Data receiver

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,170,947
App. No.
10/196,190
Granted
Jan 30, 2007
Kind
B2
Abstract

A receiver ( 1 ) has an equalizer ( 2, 4, 5 ) which introduces inter symbol interferance (ISI) in a controlled manner and low pass filters to reduce noise. The ISI is introduced and the noise is reduced by a filter ( 4 ) in an adaptation path. A trellis decoder ( 3 ) of the receiver ( 1 ) removes the ISI to avoid propagation error. It does this in front end modules ( 20 ), outside of its critical path. There is a better decoder performance because noise is smaller.

Claims (28)

1. A receiver for high bandwidth data communication of the type in which there is convolutional encoding in received signals, the receiver comprising:

an equalizer including means for introducing inter-symbol interference (ISI) in a controlled manner; and

a decoder including means for removing the ISI to avoid error propagation by using computation outside of the critical path of said decoder, said decoder having a plurality of front end blocks, each front end block computing a one-dimensional distance for each channel incoming from said equalizer, said decoder further being configured to select one of said distances.

2. A receiver as claimed in claim 1 , wherein the decoder includes means for removing the ISI in said front end blocks.

3. A receiver as claimed in claim 1 , wherein each front end block comprises:

a first block including means for computing a symbol estimate from an equalizer input;

a second block including means for deriving possible slices associated with the input received from said first block; and

a third block including means for computing said distances as associated with said slices.

4. A receiver as claimed in claim 3 , wherein, to introduce ISI, the equalizer includes means for adapting to an output response shape that is other than unity and is simple and bounded.

5. A receiver as claimed in claim 4 , wherein the equalizer includes a filter in an adaptation path.

6. A receiver as claimed in claim 1 , wherein said means for introducing ISI includes a filter and an adaptation engine arranged in an adaptation path separate from a data path connecting said equalizer and said decoder.

7. A receiver as claimed in claim 6 , wherein an output of said equalizer is connected to said decoder and to said filter, with an output of said filter being connected to said adaptation engine, and said adaptation engine updating coefficients of said equalizer.

8. A receiver as claimed in claim 1 , wherein each of said plurality of front end blocks comprises:

a first block configured to compute a symbol estimate from an equalizer input;

a second block for receiving an input from said first block, said second block configured to derive possible slices associated with said input; and

a third block for receiving an input from said second block, said third block being configured to compute the distances associated with said slices.

9. A receiver for high bandwidth data communication of the type in which there is convolutional encoding in received signals, the receiver comprising:

An equalizer having an output connected to a decoder in a data path and an output connected to a filter in an adaptation path an output opt said filter being connected to an adaptation engine in said adaptation path, said filter and said adaptation engine being configured to introduce inter-symbol interference (ISI) to said equalizer data path output in a controlled manner: and

said decoder configured to remove the inter-symbol interference (ISI) to avoid error propagation; and

wherein the decoder is configured to remove the ISI using computation outside the critical path of the decoder; and

wherein the decoder includes a plurality of front end blocks configured to remove the ISI; and

wherein each front end block is configured to compute a one-dimensional distance for each channel such that, with said plurality of front end block, several distances are computed said decoder having a block downstream of the front end block for selecting on of said distances.

10. A receiver as claimed in claim 9 , wherein each front end block comprises:

a first block configured to compute a symbol estimate from the equalizer output;

a second block configured to derive possible slices associated with the output of said first block; and

a third block configured to compute the distances associated with said slices.

11. A receiver as claimed in claim 10 , wherein said third block computes the distances using look-up tables.

12. A receiver as claimed in claim 10 , wherein, to introduce ISI, the equalizer is configured to adapt to an output response shape that is other than unity.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2015
From: AGERE SYSTEMS LLC
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035059/0001 →
MERGER Recorded Feb 20, 2015
From: AGERE SYSTEMS INC.
To: AGERE SYSTEMS LLC
Reel/Frame 035058/0895 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2006
From: MASSANA RESEARCH LIMITED, NAME CHANGED TO AGERE SYSTEMS (IRELAND) RESEARCH LIMITED
To: AGERE SYSTEMS INC.
Reel/Frame 018563/0713 →