IP Library Granted Patent US 6,909,168
Granted Patent B2
US 6,909,168 · App. 10/199,109 · Granted Jun 21, 2005

Resin encapsulation semiconductor device utilizing grooved leads and die pad

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,909,168
App. No.
10/199,109
Granted
Jun 21, 2005
Kind
B2
Abstract

A resin-encapsulation semiconductor device of this invention includes a die pad for mounting a semiconductor element; a plurality of supporting leads; a semiconductor element; a plurality of leads disposed to have tips thereof opposing the die pad; metal wires; and an encapsulation resin for encapsulating the die pad excluding a bottom thereof, the leads excluding bottoms and outside edges thereof, connecting regions with the metal wires, the supporting leads and the semiconductor element. The outside edges of the leads are disposed on substantially the same plane as the side face of the encapsulation resin, and the tip of each lead has a thin portion where the thickness is reduced in an upper face thereof.

Claims (19)

1. A resin-encapsulation semiconductor device comprising:

a die pad for mounting a semiconductor element;

a plurality of supporting leads for supporting the die pad;

a semiconductor element mounted on the die pad;

a plurality of leads arranged to have tips thereof opposing the die pad;

metal wires for respectively connecting electrodes of the semiconductor element to upper faces of the leads; and

an encapsulation resin for encapsulating the die pad excluding a bottom thereof, the leads excluding bottoms and outside edges thereof, connecting regions with the metal wires, the supporting leads and the semiconductor element,

wherein the outside edges of the leads are disposed on substantially the same plane as a side face of the encapsulation resin,

each of the tips of the leads opposing the die pad has a thin portion where a thickness is reduced in an upper face thereof, and

entire lower faces of the leads are planer.

2. The resin-encapsulation semiconductor device of claim 1 , wherein the thin portion of each of the tips of the leads has the thickness reduced to substantially a half of a thickness of the leads.

3. The resin-encapsulation semiconductor device of claim 1 , wherein the thin portion of each of the tips of the leads has a gently inclined face formed by reducing the thickness in the upper face thereof to substantial a half of a thickness of the leads.

4. The resin-encapsulation semiconductor device of claim 1 , wherein a periphery of the semiconductor element mounted on the die pad is close to the thin portions of the tips of the leads.

5. The resin-encapsulation semiconductor device of claim 1 , wherein a groove is provided on the upper face of each of the leads.

6. The resin-encapsulation semiconductor device of claim 5 , wherein each of the metal wires for connecting the electrodes of the semiconductor element to the upper faces of the leads is connected to a portion on the upper face of each of the leads in a position close to the groove provided thereon.

7. The resin-encapsulation semiconductor device of claim 1 , wherein a groove is provided on the bottom of the die pad.

8. The resin-encapsulation semiconductor device of claim 1 , wherein each of the metal wires for connecting the electrodes of the semiconductor element to the upper faces of the leads is connected to a portion on the upper face of each of the leads in a position away from the thin portion.

9. The resin-encapsulation semiconductor device of claim 1 , wherein an upper face of the die pad is disposed at the same level as the upper faces of the leads excluding the thin portions.

10. The resin-encapsulation semiconductor device of claim 1 , wherein the resin-encapsulation semiconductor device is in a rectangular parallelepiped shape.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2016
From: PANNOVA SEMIC, LLC
To: TESSERA ADVANCED TECHNOLOGIES, INC.
Reel/Frame 037581/0466 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2015
From: PANASONIC CORPORATION
To: PANNOVA SEMIC, LLC
Reel/Frame 036065/0273 →
CHANGE OF NAME Recorded Sep 19, 2014
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 033777/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2002
From: MINAMIO, MASANORI; NOMURA, TORU
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 013131/0158 →