IP Library Granted Patent US 7,424,053
Granted Patent B2
US 7,424,053 · App. 10/207,882 · Granted Sep 9, 2008

Channel equalization in data receivers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,424,053
App. No.
10/207,882
Granted
Sep 9, 2008
Kind
B2
Abstract

Channel equalization in a 1000BASE-T receiver is performed by a fixed mode analog filter 2 suitable for the longest possible cable length, by a FFE ( 3 ), and by a digital filter 4 . The digital filter ( 4 ) has two sets of taps. One set is optimal for shorter cable lengths and so cancels adaptation for long cable lengths and assists operation of the analog filter. A decision block ( 5 ) selects an appropriate set of taps.

Claims (51)

1. An equalization system for a data receiver, the system comprising a digital equalizer, which comprises:

a digital filter comprising a plurality of fixed sets of taps;

each of said sets of taps being suitable for different cable characteristics; and

the digital equalizer further comprising a decision device for selecting an optimum set of taps;

wherein said sets of taps are in an infinite impulse response (IIR) structure;

wherein a set of taps is optimal for shorter cable lengths;

wherein the system further comprises an analog filter and said set of taps cancels adaptation of the analog filter;

wherein an output of the digital filter is fed to the decision device and an output of the decision device is fed back to the digital filter;

wherein the decision device selects a set of taps by comparing performance of the system with each of said sets of taps that are individually selected;

wherein the decision device comprises a measurement circuit for measuring the power of the noise output associated with said each of said sets of taps that are individually selected; and

wherein the measurement circuit comprises a squarer and an accumulator.

2. The equalization system for a data receiver as claimed in claim 1 , wherein a set second of taps is optimal for longer cable lengths and matches lower frequencies.

3. The equalization system for a data receiver as claimed in claim 1 , wherein the system further comprises a feed forward equalizer between the analog filter and the digital filter.

4. The equalization system for a data receiver as claimed in claim 1 , wherein the decision device selects a set of taps at every start-up.

5. A data receiver comprising an equalization system for the receiver, the system comprising a digital equalizer, which comprises:

a digital filter comprising a plurality of fixed sets of taps;

each of said sets of taps being suitable for different cable characteristics; and

the digital equalizer further comprising a decision device for selecting an optimum set of taps;

wherein said sets of taps are in an infinite impulse response (IIR) structure;

wherein a set of taps is optimal for shorter cable lengths;

wherein the system further comprises an analog filter and said set of taps cancels adaptation of the analog filter;

wherein an output of the digital filter is fed to the decision device and an output of the decision device is fed back to the digital filter;

wherein the decision device selects a set of taps by comparing performance of the system with each of said sets of taps that are individually selected;

wherein the decision device comprises a measurement circuit for measuring the power of the noise output associated with said each of said sets of taps that are individually selected; and

wherein the measurement circuit comprises a squarer and an accumulator.

6. An equalization system for a data receiver, the system comprising a digital equalizer, which comprises:

a digital filter comprising a plurality of fixed sets of taps;

each of said sets of taps being suitable for different cable characteristics; and

the digital equalizer further comprising a decision device for selecting an optimum set of taps;

wherein said the of taps are in an infinite impulse response (IIR) structure;

wherein a first set of taps is optimal for shorter cable lengths;

wherein a second set of taps is optimal for longer cable lengths and matches lower frequencies;

wherein the system further comprises an analog filter and said first set of taps cancels adaptation of the analog filter;

wherein the system further comprises a feed forward equalizer between the analog filter and the digital filter;

wherein an output of the digital filter is fed to the decision device and an output of the decision device is fed back to the digital filter;

wherein the decision device selects a set of taps at every start-up by comparing performance of the system with each of said sets of taps that are individually selected;

wherein the decision device comprises a measurement circuit for measuring the power of the noise output associated with said each of said sets of taps that are individually selected; and

wherein the measurement circuit comprises a squarer and an accumulator.

7. A data receiver comprising an equalization system for the data receiver, the system comprising a digital equalizer, which comprises:

a digital filter comprising a plurality of fixed sets of taps;

each of said sets of taps being suitable for different cable characteristics; and

the digital equalizer further comprising a decision device for selecting an optimum set of taps;

wherein said sets of taps are in an infinite impulse response (IIR) structure;

wherein a first set of taps is optimal for shorter cable lengths;

wherein a second set of taps is optimal for longer cable lengths and matches lower frequencies;

wherein the system further comprises an analog filter and said first set of taps cancels adaptation of the analog filter;

wherein the system further comprises a feed forward equalizer between the analog filter and the digital filter;

wherein an output of the digital filter is fed to the decision device and an output of the decision device is fed back to the digital filter;

wherein the decision device selects a set of taps at every start-up by comparing performance of the system with each of said sets of taps that are individually selected;

wherein the decision device comprises a measurement circuit for measuring the power of the noise output associated with said each of said sets of taps that are individually selected; and

wherein the measurement circuit comprises a squarer and an accumulator.

Assignments (10)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER PREVIOUSLY RECORDED AT REEL: 047357 FRAME: 0302. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 22, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048674/0834 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED ON REEL 047195 FRAME 0658. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047357/0302 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047195/0658 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: AGERE SYSTEMS LLC
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035365/0634 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2006
From: MASSANA RESEARCH LIMITED, NAME CHANGED TO AGERE SYSTEMS (IRELAND) RESEARCH LIMITED
To: AGERE SYSTEMS INC.
Reel/Frame 018563/0713 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 31, 2002
From: MURRAY, CARL DAMIEN; CURRAN, PHILIP; MOLINA NAVARRO, ALBERTO
To: MASSANA RESEARCH LIMITED
Reel/Frame 013161/0041 →