IP Library Granted Patent US 6,856,019
Granted Patent B2
US 6,856,019 · App. 10/214,579 · Granted Feb 15, 2005

Semiconductor integrated circuit device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,856,019
App. No.
10/214,579
Granted
Feb 15, 2005
Kind
B2
Abstract

A semiconductor integrated circuit device has a semiconductor substrate, an interlayer insulating film including SiOF films formed on a main surface of the semiconductor substrate, a wiring groove formed by dry etching of the interlayer insulating film, and a Cu wiring buried in the wiring groove by a Damascene method, wherein a silicon oxynitride film is provided between a silicon nitride film serving as an etching stopper layer for the dry etching and the SiOF film, so that free F generated in the SiOF film is trapped with the silicon oxynitride film.

Claims (16)

1. A semiconductor integrated circuit device comprising:

a first insulating film formed over a main surface of a semiconductor substrate and comprised of fluorine-containing silicon oxide;

a second insulating film formed over said first insulating film and including silicon and oxide as a component;

a third insulating film formed over said second insulating film and including silicon and carbon as a component; and

a fourth insulating film formed over said third insulating film and comprised of fluorine-containing silicon oxide,

wherein said fourth insulating film includes a first trench and wherein a first wiring is formed inside said first trench.

2. A semiconductor integrated circuit device according to claim 1 , wherein said first trench is formed to extend in said third insulating film,

wherein said first wiring is comprised of a conductive layer containing copper as a main component and a barrier metal film formed between said conductive layer and said third and said fourth insulating film.

3. A semiconductor integrated circuit device according to claim 2 , wherein said first insulating film includes a second trench and wherein a first plug is formed inside said second trench,

wherein said second trench is integrally formed with said first trench.

4. A semiconductor integrated circuit device according to claim 2 , wherein said third insulating film is comprised of SiCN.

5. A semiconductor integrated circuit device according to claim 2 , wherein said third insulating film is comprised of SiC.

6. A semiconductor integrated circuit device according to claim 1 , wherein said third insulating film is comprised of SiCN.

7. A semiconductor integrated circuit device according to claim 6 , wherein said second insulating film is comprised of SiON.

8. A semiconductor integrated circuit device according to claim 1 , wherein said third insulating film is comprised of SiC.

9. A semiconductor integrated circuit device according to claim 8 , wherein said second insulating film is comprised of SiON.

Assignments (4)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
MERGER Recorded Jul 30, 2010
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025204/0512 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2003
From: HITACHI, LTD.
To: RENESAS TECHNOLOGY CORPORATION
Reel/Frame 014569/0585 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 9, 2002
From: TAMARU, TSUYOSHI; OOMORI, KAZUTOSHI; MIURA, NORIKO; AOKI, HIDEO; OSHIMA, TAKAYUKI
To: HITACHI, LTD.
Reel/Frame 013179/0452 →