IP Library Granted Patent US 7,203,174
Granted Patent B2
US 7,203,174 · App. 10/230,159 · Granted Apr 10, 2007

Auto detection of SGMII and GBIC modes

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,203,174
App. No.
10/230,159
Granted
Apr 10, 2007
Kind
B2
Abstract

An Ethernet communication system device that switches between SGMII and GBIC modes of operation, without software intervention. For example, a physical layer device (“PHY”) for an Ethernet communication system that switches between SGMII and GBIC modes of operation, without software intervention, to match a link device mode of operation. The link device can be a Media Access Controller (“MAC”), a switch, an optical device, or the like. The PHY is coupled between the link device and a copper link media. The PHY can operate with a link device that has similar SGMII/GBIC switching capabilities. The PHY determines whether the link device is operating in SGMII or GBIC mode of operation. The link device mode of operation is then compared with a current PHY mode of operation. When the PHY mode of operation matches the link device mode of operation, the PHY continues to operate in the current PHY mode. Conversely, when the PHY mode of operation does not match the link device mode of operation, the PHY mode of operation is changed. The PHY mode of operation can be toggled between SGMII and GBIC. Alternatively, the PHY mode of operation is changed randomly or semi-randomly, to insure that the PHY will connect with a link partner that has similar SGMII/GBIC switching capabilities. The PHY mode of operation can be changed, for example, under control of a linear feedback shift register. After the PHY mode of operation has been changed, the process is repeated until the PHY mode of operation matches the link device mode of operation. The process can be implemented as part of an auto-negotiation process between the PHY and the link device. The auto-negotiation process is preferably implemented in accordance with IEEE 802.3, clause 37, or a modified version thereof.

Claims (52)

1. A method for detecting a link device mode of operation and for changing a physical layer device (“PHY”) mode of operation to match the link device mode of operation, wherein the PHY is coupled between the link device and a copper link media, comprising:

(1) determining whether the link device mode of operation is a Serial Gigabit Media Independent Interface (“SGMII”) mode of operation or a Gigabit Interface Connector (“GBIC”) modes of operation;

(2) comparing the link device mode of operation with a PHY mode of operation;

(3) changing the PHY mode of operation when the link device mode of operation is different than the PHY mode of operation; and

(4) repeating steps (1) through (3) until the link device mode of operation and the PHY mode of operation match one another.

2. The method according to claim 1 , wherein step (1) comprises:

(a) receiving a base page link code word from the link device; and

(b) reading a mode selector bit from the link device base page link code word;

wherein step (2) comprises comparing the link device mode selector bit with the PHY mode of operation.

3. The method according to claim 1 , wherein step (3) comprises randomly changing the PHY mode of operation when the link device mode of operation is different than the PHY mode of operation.

4. The method according to claim 3 , wherein step ( 3 ) further comprises randomly changing the PHY mode of operation under control of a linear feedback shift register (“LFSR”).

5. The method according to claim 4 , wherein step (3) further comprises seeding the LFSR with initial values when the PHY attempts to link with the link device.

6. The method according to claim 3 , wherein step (3) further comprises randomly changing the PHY mode of operation with a 13 bit LFSR.

7. The method according to claim 6 , wherein step (3) further comprises seeding the 13 bit linear feedback register (“LFSR”).

8. The method according to claim 7 , wherein step (3) further comprises:

(a) reloading the 13 bit LFSR when the link device mode of operation is first determined to be different than the PHY mode of operation; and

(b) advancing the 13 bit LFSR normally for up to twelve subsequent mismatches; and

(c) reloading the 13 bit LFSR on a thirteenth mismatch, and on multiples thereof.

9. The method according to claim 7 , wherein step (3) further comprises seeding the 13 bit LFSR as random [4:0] and 53 h, when the current PHY mode of operation is SGMII.

10. The method according to claim 7 , wherein step (3) further comprises seeding the 13 bit LFSR as random [4:0] and Cah, when the current PHY mode of operation is GBIC.

11. The method according to claim 4 , wherein step (3) further comprises randomly seeding the LFSR with a slow ramping analog delay.

12. The method according to claim 7 , wherein step (3) further comprises randomly seeding the 13 bit LFSR with a slow ramping analog delay.

13. The method according to claim 1 , further comprising auto-negotiating between the PHY and the link device in accordance with a modified version of IEEE 802.3, clause 37.

14. The method according to claim 13 , further comprising masking advertising of PHY SGMII copper 10 and 100 speed capability when the PHY is in GBIC mode.

15. The method according to claim 13 , further comprising sending operating speed, duplex, and link information from the PHY to the link device when the PHY is in SGMII mode.

16. The method according to claim 13 , further comprising:

(a) masking advertising of PHY SGMII copper 10 and 100 speed capability when the PHY is in GBIC mode; and

(b) sending operating speed, duplex, and link information from the PHY to the link device when the PHY is in SGMII mode.

17. The method according to claim 1 , wherein step (3) comprises toggling the PHY mode of operation when the link device mode of operation is different than the current PHY mode of operation.

18. The method according to claim 1 , wherein the link device is a media access controller.

19. The method according to claim 1 , wherein the link device is an Ethernet switch.

20. The method according to claim 1 , wherein the link device is an optical device.

21. An Ethernet Physical Layer Device (“PHY”) that switches between Serial Gigabit Media Independent Interface (“SGMII”) and Gigabit Interface Connector (“GBIC”) modes of operation to match a mode of operation of a link device coupled thereto, wherein the PHY is coupled between the link device and a copper link media, comprising:

means for determining whether the link device is operating in SGMII or GBIC mode of operation;

means for comparing the link device mode of operation with a PHY mode of operation; and

means for changing the PHY mode of operation when the link device mode of operation is different than the PHY mode of operation.

22. An Ethernet Physical Layer Device (“PHY”) that switches between Serial Gigabit Media Independent Interface (“SGMII”) and Gigabit Interface Connector (“GBIC”) modes of operation to match a mode of operation of a link device coupled thereto, wherein the PHY is coupled between the link device and a copper link media, comprising:

a link device interface port including a transmit pin, a receive pin, and a clock pin;

a PHY/MAC auto-negotiate module coupled to the link device interface port;

a mode control module coupled to the link device interface port, the mode control module including mode control logic and a mode control selector module;

a SGMII module coupled to the mode selector module;

a GBIC module coupled to the mode selector module;

whereby the mode control logic interfaces with the PHY/MAC auto-negotiate module to determine a link device mode of operation;

whereby the mode control logic compares the link device mode of operation with a PHY mode of operation;

whereby the mode control logic controls the mode control selector module to couple the link device interface port with the GBIC module or the SGMII module so that the PHY mode of operation matches the link device mode of operation.

23. The apparatus according to claim 22 , further comprising a copper auto-negotiate module coupled to the copper link media, wherein the copper auto-negotiate module masks advertising of PHY SGMII copper 10 and 100 speed capability when the mode control selector module couples the link device interface port with the GBIC module.

24. The apparatus according to claim 22 , wherein the PHY/MAC auto-negotiate module sends operating speed, duplex, and link information to the link device when the mode control selector module couples the link device interface port with the SGMII module.

25. A method for detecting a physical layer device (“PHY”) mode of operation and for changing a link device mode of operation to match the PHY mode of operation, wherein the PHY is coupled between the link device and a copper link media or a fiber link media, comprising:

(1) determining whether the PHY mode of operation is a Serial Gigabit Media Independent Interface (“SGMII”) mode of operation or a 1000-X mode of operation;

(2) comparing the PHY device mode of operation with a link mode of operation;

(3) changing the link mode of operation when the PHY mode of operation is different than the link device mode of operation; and

(4) repeating steps (1) through (3) until the PHY mode of operation and the link device mode of operation match one another.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2002
From: HUFF, GARY S.
To: BROADCOM CORPORATION
Reel/Frame 013239/0392 →